{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T01:13:40Z","timestamp":1760145220483,"version":"build-2065373602"},"reference-count":36,"publisher":"MDPI AG","issue":"7","license":[{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100012190","name":"Ministry of Science and Higher Education of the Russian Federation","doi-asserted-by":"publisher","award":["1"],"award-info":[{"award-number":["1"]}],"id":[{"id":"10.13039\/501100012190","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Computation"],"abstract":"<jats:p>This paper proposes the use of a polynomial code for synthesizing self-checking digital devices. The code is chosen for its error detection characteristics in data symbols and is used for Boolean signals correction in embedded control circuits. In practice, it is possible to equip the device with the ability to detect faults. In contrast to the approaches found in the world literature to solve this problem, this proposal suggests identifying groups of structurally independent outputs to distinguish between convertible and non-convertible outputs of the diagnosed block in the embedded control circuit. The only outputs that can be converted are those that are used as checking symbols for the polynomial code in the embedded control circuit. The other functions remain unchanged. The polynomial codes are used to select them. The authors present algorithms for synthesizing fault detection devices using the proposed approach.<\/jats:p>","DOI":"10.3390\/computation12070135","type":"journal-article","created":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T09:06:07Z","timestamp":1719824767000},"page":"135","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Novel Methods for Synthesizing Self-Checking Combinational Circuits by Means of Boolean Signal Correction and Polynomial Codes"],"prefix":"10.3390","volume":"12","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4563-6411","authenticated-orcid":false,"given":"Dmitry V.","family":"Efanov","sequence":"first","affiliation":[{"name":"Laboratory \u201cIndustrial Stream Data Processing Systems\u201d, Higher School of Mechanical Engineering, Material and Transport Institute, Peter the Great St. Petersburg Polytechnic University, St. Petersburg 195251, Russia"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2723-083X","authenticated-orcid":false,"given":"Ruslan B.","family":"Abdullaev","sequence":"additional","affiliation":[{"name":"\u201cAutomation and Remote Control\u201d Department, Tashkent State Transport University, Tashkent 100167, Uzbekistan"}]},{"given":"Dmitry G.","family":"Plotnikov","sequence":"additional","affiliation":[{"name":"Laboratory \u201cIndustrial Stream Data Processing Systems\u201d, Higher School of Mechanical Engineering, Material and Transport Institute, Peter the Great St. Petersburg Polytechnic University, St. Petersburg 195251, Russia"}]},{"given":"Marina V.","family":"Bolsunovskaya","sequence":"additional","affiliation":[{"name":"Laboratory \u201cIndustrial Stream Data Processing Systems\u201d, Higher School of Mechanical Engineering, Material and Transport Institute, Peter the Great St. Petersburg Polytechnic University, St. Petersburg 195251, Russia"}]},{"given":"Alexey S.","family":"Odoevsky","sequence":"additional","affiliation":[{"name":"Laboratory \u201cIndustrial Stream Data Processing Systems\u201d, Higher School of Mechanical Engineering, Material and Transport Institute, Peter the Great St. Petersburg Polytechnic University, St. Petersburg 195251, Russia"}]},{"given":"Georgy S.","family":"Vasilyanov","sequence":"additional","affiliation":[{"name":"Laboratory \u201cIndustrial Stream Data Processing Systems\u201d, Higher School of Mechanical Engineering, Material and Transport Institute, Peter the Great St. Petersburg Polytechnic University, St. Petersburg 195251, Russia"}]}],"member":"1968","published-online":{"date-parts":[[2024,7,1]]},"reference":[{"key":"ref_1","doi-asserted-by":"crossref","unstructured":"Drozd, A., Kharchenko, V., Antoshchuk, S., Sulima, J., and Drozd, M. (2011, January 9\u201312). Checkability of the Digital Components in Safety-Critical Systems: Problems and Solutions. Proceedings of the 9th IEEE East-West Design & Test Symposium (EWDTS\u20192011), Sevastopol, Ukraine.","DOI":"10.1109\/EWDTS.2011.6116606"},{"key":"ref_2","doi-asserted-by":"crossref","unstructured":"Drozd, O., Perebeinos, I., Martynyuk, O., Zashcholkin, K., Ivanova, O., and Drozd, M. (2020, January 25\u201329). Hidden Fault Analysis of FPGA Projects for Critical Applications. Proceedings of the IEEE International Conference on Advanced Trends in Radioelectronics, Telecommunications and Computer Engineering (TCSET), Lviv-Slavsko, Ukraine. paper 142.","DOI":"10.1109\/TCSET49122.2020.235591"},{"key":"ref_3","doi-asserted-by":"crossref","unstructured":"Kharchenko, V., Tyurin, S., Fesenko, H., and Goncharovskij, O. (2021, January 22\u201325). The Fault Tolerant \u010cern\u00fd Finite State Machine: A Concept and VHDL Models. Proceedings of the 11th IEEE International Conference on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications (IDAACS\u20192021), Cracow, Poland.","DOI":"10.1109\/IDAACS53288.2021.9660925"},{"key":"ref_4","doi-asserted-by":"crossref","first-page":"153","DOI":"10.1023\/A:1021884727370","article-title":"Logic Complement, a New Method of Checking the Combinational Circuits","volume":"64","author":"Goessel","year":"2003","journal-title":"Autom. Remote Control"},{"key":"ref_5","doi-asserted-by":"crossref","first-page":"1336","DOI":"10.1007\/s10513-005-0174-2","article-title":"Checking Combinational Circuits by the Method of Logic Complement","volume":"66","author":"Goessel","year":"2005","journal-title":"Autom. Remote Control"},{"key":"ref_6","unstructured":"Sogomonyan, E.S., and Slabakov, E.V. (1989). Self-Checking Devices and Fault-Tolerant Systems, Radio & Communication; Morgan Kaufmann. (In Russian)."},{"key":"ref_7","unstructured":"Sellers, F.F., Hsiao, M.-Y., and Bearnson, L.W. (1968). Error Detecting Logic for Digital Computers, McGraw-Hill."},{"key":"ref_8","doi-asserted-by":"crossref","unstructured":"Berlekamp, E. (2015). Algebraic Coding Theory, Revised Edition; World Scientific Publishing Co Pte Ltd.","DOI":"10.1142\/9407"},{"key":"ref_9","unstructured":"Piestrak, S.J. (1995). Design of Self-Testing Checkers for Unidirectional Error Detecting Codes, Oficyna Wydawnicza Politechniki Wroc\u0142avskiej."},{"key":"ref_10","unstructured":"Saposhnikov, V.V., and Saposhnikov, V.V. (1992). Self-Checking Digital Devices, Energoatomizdat. (In Russian)."},{"key":"ref_11","doi-asserted-by":"crossref","first-page":"64","DOI":"10.1016\/S0019-9958(62)90223-1","article-title":"Optimal Error Detection Codes for Completely Asymmetric Binary Channels","volume":"5","author":"Freiman","year":"1962","journal-title":"Data Control"},{"key":"ref_12","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1016\/S0019-9958(82)91125-1","article-title":"Optimal Asymmetric Error Detecting Codes","volume":"53","author":"Borden","year":"1982","journal-title":"Informational Control"},{"key":"ref_13","doi-asserted-by":"crossref","first-page":"68","DOI":"10.1016\/S0019-9958(61)80037-5","article-title":"A Note on Error Detection Codes for Asymmetric Channels","volume":"4","author":"Berger","year":"1961","journal-title":"Informational Control"},{"key":"ref_14","doi-asserted-by":"crossref","unstructured":"Efanov, D., Sapozhnikov, V., and Sapozhnikov, V. (October, January 29). Generalized Algorithm of Building Summation Codes for the Tasks of Technical Diagnostics of Discrete Systems. Proceedings of the 15th IEEE East-West Design & Test Symposium (EWDTS\u20192017), Novi Sad, Serbia.","DOI":"10.1109\/EWDTS.2017.8110126"},{"key":"ref_15","unstructured":"Saposhnikov, V.V., Saposhnikov, V.V., Morozov, A., Goessel, M., and Osadchy, G. (2004, January 15\u201317). Design of Totally Self-Checking Combinational Circuits by Use of Complementary Circuits. Proceedings of the 2th IEEE East-West Design & Test Symposium (EWDTS\u20192004), Crimea, Ukraine."},{"key":"ref_16","unstructured":"G\u00f6essel, M., Ocheretny, V., Sogomonyan, E., and Marienfeld, D. (2008). New Methods of Concurrent Checking, Springer Science+Business Media B.V.. [1st ed.]."},{"key":"ref_17","unstructured":"Sen, S.K. (2010, January 22\u201324). A Self-Checking Circuit for Concurrent Checking by 1-out-of-4 code with Design Optimization using Constraint Don\u2019t Cares. Proceedings of the National Conference on Emerging trends and advances in Electrical Engineering and Renewable Energy (NCEEERE 2010), Sikkim Manipal Institute of Technology, Majitar, Sikkim, India."},{"key":"ref_18","unstructured":"Das, D.K., Roy, S.S., Dmitiriev, A., Morozov, A., and G\u00f6ssel, M. (2012, January 19\u201321). Constraint Don\u2019t Cares for Optimizing Designs for Concurrent Checking by 1-out-of-3 Codes. Proceedings of the 10th International Workshops on Boolean Problems, Freiberg, Germany."},{"key":"ref_19","unstructured":"Morozov, M., Saposhnikov, V.V., Saposhnikov, V.V., and Goessel, M. (2000, January 3\u20135). New Self-Checking Circuits by Use of Berger-Codes. Proceedings of the 6th IEEE International On-Line Testing Workshop, Palma de Mallorca, Spain."},{"key":"ref_20","doi-asserted-by":"crossref","first-page":"267","DOI":"10.1007\/BF00971975","article-title":"Design of Self-Testing and On-Line Fault Detection Combinational Circuits with Weakly Independent Outputs","volume":"4","author":"Sogomonyan","year":"1993","journal-title":"J. Electron. Test. Theory Appl."},{"key":"ref_21","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1007\/BF00971960","article-title":"Self-Checking Combinational Circuit Design for Single and Unidirectional Multibit Errors","volume":"5","author":"Busaba","year":"1994","journal-title":"J. Electron. Test. Theory Appl."},{"key":"ref_22","doi-asserted-by":"crossref","first-page":"41","DOI":"10.1023\/A:1008257118423","article-title":"A New Design Method for Self-Checking Unidirectional Combinational Circuits","volume":"12","author":"Saposhnikov","year":"1998","journal-title":"J. Electron. Test. Theory Appl."},{"key":"ref_23","doi-asserted-by":"crossref","first-page":"333","DOI":"10.1155\/1998\/20389","article-title":"Self-Checking Combinational Circuits with Unidirectionally Independent Outputs","volume":"5","author":"Morosow","year":"1998","journal-title":"VLSI Des."},{"key":"ref_24","doi-asserted-by":"crossref","first-page":"47","DOI":"10.1155\/2000\/46578","article-title":"Self-Checking Synchronous FSM Network Design with Low Overhead","volume":"11","author":"Matrosova","year":"2000","journal-title":"VLSI Des."},{"key":"ref_25","doi-asserted-by":"crossref","unstructured":"Ryan, W.E., and Lin, S. (2009). Channel Codes: Classical and Modern, Cambridge University Press.","DOI":"10.1017\/CBO9780511803253"},{"key":"ref_26","doi-asserted-by":"crossref","unstructured":"Efanov, D., Plotnikov, D., Sapozhnikov, V., Sapozhnikov, V., and Abdullaev, R. (2018, January 14\u201317). Experimental Studies of Polynomial Codes in Concurrent Error Detection Systems of Combinational Logical Circuits. Proceedings of the 16th IEEE East-West Design & Test Symposium (EWDTS\u20192018), Kazan, Russia.","DOI":"10.1109\/EWDTS.2018.8524684"},{"key":"ref_27","doi-asserted-by":"crossref","first-page":"22","DOI":"10.1109\/TDSC.2015.2427832","article-title":"Generic Soft-Error Detection and Correction for Concurrent Data Structures","volume":"14","author":"Borchert","year":"2017","journal-title":"IEEE Trans. Dependable Secur. Comput."},{"key":"ref_28","doi-asserted-by":"crossref","first-page":"80","DOI":"10.1049\/iet-cdt.2018.5183","article-title":"Scheme for Periodical Concurrent Fault Detection in Parallel CRC Circuits","volume":"14","author":"Li","year":"2020","journal-title":"IET Comput. Digit. Tech."},{"key":"ref_29","doi-asserted-by":"crossref","unstructured":"Abdullaev, R., and Efanov, D. (2021, January 10\u201313). Polynomial Codes Properties Application in Concurrent Error-Detection Systems of Combinational Logic Devices. Proceedings of the 19th IEEE East-West Design & Test Symposium (EWDTS\u20192021), Batumi, Georgia.","DOI":"10.1109\/EWDTS52692.2021.9580992"},{"key":"ref_30","doi-asserted-by":"crossref","unstructured":"Efanov, D., Sapozhnikov, V., and Sapozhnikov, V. (October, January 29). The Synthesis of Self-Checking Combinational Devices Based on Properties of Codes with Summation of Weighted Transitions and Selection of Testable Outputs Groups. Proceedings of the 15th IEEE East-West Design & Test Symposium (EWDTS\u20192017), Novi Sad, Serbia.","DOI":"10.1109\/EWDTS.2017.8110075"},{"key":"ref_31","unstructured":"Berezyuk, N.T. (1978). Data Coding (Binary Codes), Vishcha Shkola Publishing Association. (In Russian)."},{"key":"ref_32","doi-asserted-by":"crossref","unstructured":"Efanov, D.V., and Abdullaev, R.B. (2022, January 25\u201328). Boolean Complement Method to Polynomial Codes for Combinational Circuits Testing. Proceedings of the IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering (EIConRus), St. Petersburg, Russia.","DOI":"10.1109\/ElConRus54750.2022.9755602"},{"key":"ref_33","unstructured":"Sentovich, E.M., Singh, K.J., Moon, C., Savoj, H., Brayton, R.K., and Sangiovanni-Vincentelli, A. (1992, January 11\u201314). Sequential Circuit Design Using Synthesis and Optimization. Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers & Processors, Cambridge, MA, USA."},{"key":"ref_34","unstructured":"Sentovich, E.M., Singh, K.J., Lavagno, L., Moon, C., Murgai, R., Saldanha, A., Savoj, H., Stephan, P.R., Brayton, R.K., and Sangiovanni-Vincentelli, A. (1992). SIS: A System for Sequential Circuit Synthesis, Electronics Research Laboratory, Department of Electrical Engineering and Computer Science, University of California."},{"key":"ref_35","unstructured":"Saposhnikov, V.l.V., Dmitriev, A., Goessel, M., and Saposhnikov, V.V. Self-Dual Parity Checking\u2014A New Method for on Line Testing. Proceedings of the 14th IEEE VLSI Test Symposium, Princeton, NJ, USA."},{"key":"ref_36","unstructured":"Lala, P.K. (2001). Self-Checking and Fault-Tolerant Digital Design, Morgan Kaufmann Publishers."}],"container-title":["Computation"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/2079-3197\/12\/7\/135\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,10]],"date-time":"2025-10-10T15:08:44Z","timestamp":1760108924000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/2079-3197\/12\/7\/135"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,7,1]]},"references-count":36,"journal-issue":{"issue":"7","published-online":{"date-parts":[[2024,7]]}},"alternative-id":["computation12070135"],"URL":"https:\/\/doi.org\/10.3390\/computation12070135","relation":{},"ISSN":["2079-3197"],"issn-type":[{"type":"electronic","value":"2079-3197"}],"subject":[],"published":{"date-parts":[[2024,7,1]]}}}