{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,20]],"date-time":"2026-05-20T16:29:58Z","timestamp":1779294598415,"version":"3.51.4"},"reference-count":1675,"publisher":"MDPI AG","issue":"4","license":[{"start":{"date-parts":[[2019,11,11]],"date-time":"2019-11-11T00:00:00Z","timestamp":1573430400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"Departamento Administrativo de Ciencia, Tecnolog\u00eda e Innovaci\u00f3n","award":["647-2014"],"award-info":[{"award-number":["647-2014"]}]},{"DOI":"10.13039\/501100005682","name":"Universidad del Cauca","doi-asserted-by":"publisher","award":["501100005682"],"award-info":[{"award-number":["501100005682"]}],"id":[{"id":"10.13039\/501100005682","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Computation"],"abstract":"<jats:p>Field Programmable Gate Array (FPGA) is a general purpose programmable logic device that can be configured by a customer after manufacturing to perform from a simple logic gate operations to complex systems on chip or even artificial intelligence systems. Scientific publications related to FPGA started in 1992 and, up to now, we found more than 70,000 documents in the two leading scientific databases (Scopus and Clarivative Web of Science). These publications show the vast range of applications based on FPGAs, from the new mechanism that enables the magnetic suspension system for the kilogram redefinition, to the Mars rovers\u2019 navigation systems. This paper reviews the top FPGAs\u2019 applications by a scientometric analysis in ScientoPy, covering publications related to FPGAs from 1992 to 2018. Here we found the top 150 applications that we divided into the following categories: digital control, communication interfaces, networking, computer security, cryptography techniques, machine learning, digital signal processing, image and video processing, big data, computer algorithms and other applications. Also, we present an evolution and trend analysis of the related applications.<\/jats:p>","DOI":"10.3390\/computation7040063","type":"journal-article","created":{"date-parts":[[2019,11,12]],"date-time":"2019-11-12T04:07:07Z","timestamp":1573531627000},"page":"63","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":75,"title":["Field Programmable Gate Array Applications\u2014A Scientometric Review"],"prefix":"10.3390","volume":"7","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5896-7618","authenticated-orcid":false,"given":"Juan","family":"Ruiz-Rosero","sequence":"first","affiliation":[{"name":"Departamento de Telem\u00e1tica Universidad del Cauca, Calle 5, No. 4-70, Popayan, Cauca 190002, Colombia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1338-8820","authenticated-orcid":false,"given":"Gustavo","family":"Ramirez-Gonzalez","sequence":"additional","affiliation":[{"name":"Departamento de Telem\u00e1tica Universidad del Cauca, Calle 5, No. 4-70, Popayan, Cauca 190002, Colombia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8101-4655","authenticated-orcid":false,"given":"Rahul","family":"Khanna","sequence":"additional","affiliation":[{"name":"Intel Corporation, 2111 NE 25th Ave., Hillsboro, OR 97124, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"1968","published-online":{"date-parts":[[2019,11,11]]},"reference":[{"key":"ref_1","unstructured":"Trimberger, S. (2012). Field-Programmable Gate Array Technology, Springer US."},{"key":"ref_2","doi-asserted-by":"crossref","first-page":"5024","DOI":"10.1109\/TIE.2011.2159952","article-title":"An Efficient DSP-FPGA-Based Real-Time Implementation Method of SVM Algorithms for an Indirect Matrix Converter","volume":"58","author":"Hamouda","year":"2011","journal-title":"IEEE Trans. Ind. Electron."},{"key":"ref_3","doi-asserted-by":"crossref","unstructured":"Pozniak, K., Czarski, T., and Romaniuk, R. (2003, January 21\u201325). Functional analysis of DSP blocks in FPGA chips for application in TESLA LLRF system. Proceedings of the 12th IEEE-SPIE Symposium on Photonics and Web Engineering, Wilga, Poland.","DOI":"10.1117\/12.568868"},{"key":"ref_4","doi-asserted-by":"crossref","first-page":"247","DOI":"10.1007\/s10846-008-9240-7","article-title":"DSP\/FPGA-based controller architecture for flexible joint robot with enhanced impedance performance","volume":"53","author":"Huang","year":"2008","journal-title":"J. Intell. Robot. Syst."},{"key":"ref_5","doi-asserted-by":"crossref","first-page":"274","DOI":"10.1109\/TCSVT.2005.861947","article-title":"FPGA-based real-time optical-flow system","volume":"16","author":"Diaz","year":"2006","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"key":"ref_6","doi-asserted-by":"crossref","first-page":"95","DOI":"10.1016\/j.micpro.2007.09.001","article-title":"Design and evaluation of a hardware\/software FPGA-based system for fast image processing","volume":"32","author":"Kalomiros","year":"2008","journal-title":"Microprocess. Microsyst."},{"key":"ref_7","doi-asserted-by":"crossref","unstructured":"Hegarty, J., Brunhaver, J., DeVito, Z., Ragan-Kelley, J., Cohen, N., Bell, S., Vasilyev, A., Horowitz, M., and Hanrahan, P. (2014). Darkroom: Compiling High-Level Image Processing Code into Hardware Pipelines. ACM Trans. Graph., 33.","DOI":"10.1145\/2601097.2601174"},{"key":"ref_8","doi-asserted-by":"crossref","first-page":"201","DOI":"10.3923\/jas.2012.201.210","article-title":"Survey and analysis of hardware cryptographic and steganographic systems on FPGA","volume":"12","author":"Rajagopalan","year":"2012","journal-title":"J. Appl. Sci."},{"key":"ref_9","doi-asserted-by":"crossref","unstructured":"Kean, T. (2002, January 24\u201326). Cryptographic rights management of FPGA intellectual property cores. Proceedings of the FPGA 2002: Tenth ACM International Symposium on Field-Programmable Gate Arrays, Monterey, CA, USA.","DOI":"10.1145\/503048.503065"},{"key":"ref_10","doi-asserted-by":"crossref","first-page":"157","DOI":"10.1109\/TCSI.2014.2350431","article-title":"High-Speed Polynomial Multiplication Architecture for Ring-LWE and SHE Cryptosystems","volume":"62","author":"Chen","year":"2015","journal-title":"IEEE Trans. Circuits Syst. Regul. Pap."},{"key":"ref_11","doi-asserted-by":"crossref","first-page":"4813","DOI":"10.1109\/TIE.2011.2109332","article-title":"Parallel Elite Genetic Algorithm and Its Application to Global Path Planning for Autonomous Robot Navigation","volume":"58","author":"Tsai","year":"2011","journal-title":"IEEE Trans. Ind. Electron."},{"key":"ref_12","doi-asserted-by":"crossref","first-page":"1162","DOI":"10.1109\/TVLSI.2008.2000728","article-title":"On parallelization of high-speed processors for elliptic curve cryptography","volume":"16","author":"Jarvinen","year":"2008","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref_13","doi-asserted-by":"crossref","first-page":"305","DOI":"10.1109\/24.914547","article-title":"Fault-tolerant evolvable hardware using field-programmable transistor arrays","volume":"49","author":"Keymeulen","year":"2000","journal-title":"IEEE Trans. Reliab."},{"key":"ref_14","doi-asserted-by":"crossref","first-page":"501","DOI":"10.1145\/1142155.1142167","article-title":"A survey of fault tolerant methodologies for FPGAs","volume":"11","author":"Cheatham","year":"2006","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"key":"ref_15","doi-asserted-by":"crossref","first-page":"216","DOI":"10.1109\/TVLSI.2007.891102","article-title":"Online fault tolerance for FPGA logic blocks","volume":"15","author":"Emmert","year":"2007","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref_16","doi-asserted-by":"crossref","unstructured":"Li, F., Lin, Y., He, L., and Cong, J. (2004, January 22\u201324). Low-power FPGA using pre-defined dual-Vdd\/dual-Vt fabrics. Proceedings of the ACM\/SIGDA Twelfth ACM International Symposium on Field-Programmable Gate Arrays\u2014FPGA 2004, Monterey, CA, USA.","DOI":"10.1145\/968280.968288"},{"key":"ref_17","doi-asserted-by":"crossref","unstructured":"Zhou, Y., Thekkel, S., and Bhunia, S. (2007, January 27\u201329). Low Power FPGA Design Using Hybrid CMOS-NEMS Approach. Proceedings of the 12th International Symposium on Low Power Electronics and Design, Portland, OR, USA.","DOI":"10.1145\/1283780.1283785"},{"key":"ref_18","doi-asserted-by":"crossref","first-page":"1523","DOI":"10.1109\/TC.2004.106","article-title":"A Gaussian noise generator for hardware-based simulations","volume":"53","author":"Lee","year":"2004","journal-title":"IEEE Trans. Comput."},{"key":"ref_19","doi-asserted-by":"crossref","unstructured":"Tan, Z., Waterman, A., Avizienis, R., Lee, Y., Cook, H., Patterson, D., and Asanovic, K. (2010, January 13\u201318). RAMP Gold: An FPGA-based Architecture Simulator for Multiprocessors. Proceedings of the 47th Design Automation Conference (DAC), Anaheim, CA, USA.","DOI":"10.1145\/1837274.1837390"},{"key":"ref_20","doi-asserted-by":"crossref","first-page":"3109","DOI":"10.1109\/TIE.2013.2279128","article-title":"Real-Time Emulation of a High-Speed Microturbine Permanent-Magnet Synchronous Generator Using Multiplatform Hardware-in-the-Loop Realization","volume":"61","author":"Hasanzadeh","year":"2014","journal-title":"IEEE Trans. Ind. Electron."},{"key":"ref_21","doi-asserted-by":"crossref","first-page":"437","DOI":"10.1109\/TII.2012.2192280","article-title":"Digital Control of Power Converters-A Survey","volume":"8","author":"Buccella","year":"2012","journal-title":"IEEE Trans. Ind. Inform."},{"key":"ref_22","doi-asserted-by":"crossref","first-page":"334","DOI":"10.1109\/TPEL.2002.807106","article-title":"Concurrent and simple digital controller of an AC\/DC converter with power factor correction based on an FPGA","volume":"18","author":"Zumel","year":"2003","journal-title":"IEEE Trans. Power Electron."},{"key":"ref_23","doi-asserted-by":"crossref","first-page":"1527","DOI":"10.1109\/TIE.2008.917151","article-title":"Steady-state and dynamic study of active power filter with efficient FPGA-based control algorithm","volume":"55","author":"Shu","year":"2008","journal-title":"IEEE Trans. Ind. Electron."},{"key":"ref_24","doi-asserted-by":"crossref","first-page":"574","DOI":"10.1016\/j.pecs.2008.01.001","article-title":"Artificial intelligence techniques for photovoltaic applications: A review","volume":"34","author":"Mellit","year":"2008","journal-title":"Prog. Energy Combust. Sci."},{"key":"ref_25","doi-asserted-by":"crossref","first-page":"330","DOI":"10.1016\/j.energy.2013.08.022","article-title":"Artificial neural network based modified incremental conductance algorithm for maximum power point tracking in photovoltaic system under partial shading conditions","volume":"62","author":"Punitha","year":"2013","journal-title":"Energy"},{"key":"ref_26","doi-asserted-by":"crossref","first-page":"941","DOI":"10.1109\/TIE.2006.874260","article-title":"Water bath temperature control by a recurrent fuzzy controller and its FPGA implementation","volume":"53","author":"Juang","year":"2006","journal-title":"IEEE Trans. Ind. Electron."},{"key":"ref_27","unstructured":"Uchida, T. (November, January 26). Hardware-based TCP processor for Gigabit Ethernet. Proceedings of the IEEE Nuclear Science Symposium\/Medical Imaging Conference, Honolulu, HI, USA."},{"key":"ref_28","doi-asserted-by":"crossref","unstructured":"Bomel, P., Crenne, J., Ye, L., Diguet, J.P., and Gogniat, G. (2009, January 10\u201313). Ultra-Fast Downloading of Partial Bitstreams through Ethernet. Proceedings of the 22nd International Conference on Architecture of Computing Systems, Delft, The Netherlands.","DOI":"10.1007\/978-3-642-00454-4_10"},{"key":"ref_29","doi-asserted-by":"crossref","unstructured":"Wang, C., Li, X., and Zhou, X. (2015, January 9\u201313). SODA: Software Defined FPGA based Accelerators for Big Data. Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE), Grenoble, France.","DOI":"10.7873\/DATE.2015.0536"},{"key":"ref_30","doi-asserted-by":"crossref","unstructured":"Rouhani, B.D., Songhori, E.M., Mirhoseini, A., and Koushanfar, F. (2015, January 3\u20135). SSketch: An Automated Framework for Streaming Sketch-based Analysis of Big Data on FPGA. Proceedings of the 2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), Vancouver, BC, Canada.","DOI":"10.1109\/FCCM.2015.56"},{"key":"ref_31","doi-asserted-by":"crossref","unstructured":"Ghasemi, E., and Chow, P. (2019). Accelerating Apache Spark with FPGAs. Concurr.-Comput.-Pract. Exp., 31.","DOI":"10.1002\/cpe.4222"},{"key":"ref_32","doi-asserted-by":"crossref","unstructured":"Ghasemi, E., and Chow, P. (2016, January 18\u201321). Accelerating Apache Spark Big Data Analysis with FPGAs. Proceedings of the 2016 Intl IEEE Conferences on Ubiquitous Intelligence & Computing, Advanced and Trusted Computing, Scalable Computing and Communications, Cloud and Big Data Computing, Internet of People, and Smart World Congress (UIC\/ATC\/ScalCom\/CBDCom\/IoP\/SmartWorld), Toulouse, France.","DOI":"10.1109\/UIC-ATC-ScalCom-CBDCom-IoP-SmartWorld.2016.0119"},{"key":"ref_33","doi-asserted-by":"crossref","first-page":"1824","DOI":"10.1109\/TIE.2007.898281","article-title":"FPGA design methodology for industrial control systems\u2014A review","volume":"54","author":"Monmasson","year":"2007","journal-title":"IEEE Trans. Ind. Electron."},{"key":"ref_34","doi-asserted-by":"crossref","first-page":"853","DOI":"10.1109\/TII.2015.2431223","article-title":"Advanced Features and Industrial Applications of FPGAs-A Review","volume":"11","author":"Moure","year":"2015","journal-title":"IEEE Trans. Ind. Inform."},{"key":"ref_35","unstructured":"Ahmed, S., Sassatelli, G., Torres, L., and Rouge, L. (September, January 31). Survey of new trends in industry for programmable hardware: FPGAs, MPPAs, MPSoCs, structured ASICs, eFPGAs and new wave of innovation in FPGAs. Proceedings of the 20th International Conference on Field Programmable Logic and Applications, Milano, Italy."},{"key":"ref_36","doi-asserted-by":"crossref","first-page":"1907","DOI":"10.1109\/TIE.2007.898302","article-title":"FPGA-based current controllers for AC machine drives\u2014A review","volume":"54","author":"Naouar","year":"2007","journal-title":"IEEE Trans. Ind. Electron."},{"key":"ref_37","doi-asserted-by":"crossref","first-page":"386","DOI":"10.1109\/TVLSI.2002.801609","article-title":"Detecting, diagnosing, and tolerating faults in SRAM-based field programmable gate arrays: A survey","volume":"11","author":"Doumar","year":"2003","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref_38","doi-asserted-by":"crossref","unstructured":"Harikrishna, B., and Ravi, S. (2013, January 4\u20135). A Survey on Fault Tolerance in FPGAs. Proceedings of the 7th International Conference on Intelligent Systems and Control (ISCO), Coimbatore, India.","DOI":"10.1109\/ISCO.2013.6481160"},{"key":"ref_39","doi-asserted-by":"crossref","first-page":"157","DOI":"10.1080\/02564602.2016.1265905","article-title":"A Review on SEU Mitigation Techniques for FPGA Configuration Memory","volume":"35","author":"Nidhin","year":"2018","journal-title":"IETE Tech. Rev."},{"key":"ref_40","doi-asserted-by":"crossref","unstructured":"Papadimitriou, K., Dollas, A., and Hauck, S. (2011). Performance of Partial Reconfiguration in FPGA Systems: A Survey and a Cost Model. ACM Trans. Reconfigurable Technol. Syst., 4.","DOI":"10.1145\/2068716.2068722"},{"key":"ref_41","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1016\/j.energy.2014.03.102","article-title":"MPPT-based artificial intelligence techniques for photovoltaic systems and its implementation into field programmable gate array chips: Review of current status and future perspectives","volume":"70","author":"Mellit","year":"2014","journal-title":"Energy"},{"key":"ref_42","doi-asserted-by":"crossref","first-page":"12235","DOI":"10.3390\/s120912235","article-title":"Sensor Systems Based on FPGAs and Their Applications: A Survey","volume":"12","author":"Braeken","year":"2012","journal-title":"Sensors"},{"key":"ref_43","doi-asserted-by":"crossref","first-page":"6247","DOI":"10.3390\/s140406247","article-title":"A Survey on FPGA-Based Sensor Systems: Towards Intelligent and Reconfigurable Low-Power Sensors for Computer Vision, Control and Signal Processing","volume":"14","author":"Garcia","year":"2014","journal-title":"Sensors"},{"key":"ref_44","doi-asserted-by":"crossref","first-page":"541","DOI":"10.1109\/SURV.2011.072210.00075","article-title":"A Survey on the Application of FPGAs for Network Infrastructure Security","volume":"13","author":"Chen","year":"2011","journal-title":"IEEE Commun. Surv. Tutor."},{"key":"ref_45","doi-asserted-by":"crossref","first-page":"1098","DOI":"10.1109\/COMST.2015.2510381","article-title":"A Survey of FPGA-Based LDPC Decoders","volume":"18","author":"Hailes","year":"2016","journal-title":"IEEE Commun. Surv. Tutor."},{"key":"ref_46","doi-asserted-by":"crossref","unstructured":"Andraka, R. (1998, January 22\u201324). Survey of CORDIC algorithms for FPGA based computers. Proceedings of the 1998 ACM\/SIGDA 6th International Symposium on Field Programmable Gate Arrays, FPGA, New York, NY, USA.","DOI":"10.1145\/275107.275139"},{"key":"ref_47","doi-asserted-by":"crossref","unstructured":"Singh, A., Prasad, A., and Talwar, Y. (2016, January 14\u201316). SCADA Security Issues and FPGA implementation of AES - A Review. Proceedings of the 2nd IEEE International Conference on Next Generation Computing Technologies (NGCT), Dehradun, India.","DOI":"10.1109\/NGCT.2016.7877538"},{"key":"ref_48","doi-asserted-by":"crossref","unstructured":"Venieris, S.I., Kouris, A., and Bouganis, C.S. (2018). Toolflows for Mapping Convolutional Neural Netw. on FPGAs: A Survey and Future Directions. ACM Comput. Surv., 51.","DOI":"10.1145\/3186332"},{"key":"ref_49","doi-asserted-by":"crossref","unstructured":"Mittal, S. (2018). A survey of FPGA-based accelerators for convolutional neural networks. Neural Comput. Appl.","DOI":"10.1007\/s00521-018-3761-1"},{"key":"ref_50","doi-asserted-by":"crossref","unstructured":"Blaiech, A.G., Khalifa, K.B., Valderrama, C., Fernandes, M.A., and Bedoui, M.H. (2019). A Survey and Taxonomy of FPGA-based Deep Learning Accelerators. J. Syst. Archit.","DOI":"10.1016\/j.sysarc.2019.01.007"},{"key":"ref_51","doi-asserted-by":"crossref","first-page":"7823","DOI":"10.1109\/ACCESS.2018.2890150","article-title":"FPGA-Based Accelerators of Deep Learning Networks for Learning and Classification: A Review","volume":"7","author":"Shawahna","year":"2019","journal-title":"IEEE Access"},{"key":"ref_52","doi-asserted-by":"crossref","unstructured":"Popescu, S., Budura, G., and Gontean, A. (2010, January 27\u201329). Review of PSK and QAM\u2014Digital modulation techniques on FPGA. Proceedings of the 2010 International Joint Conferences on Computational Cybernetics and Technical Informatics, Timisoara, Romania.","DOI":"10.1109\/ICCCYB.2010.5491254"},{"key":"ref_53","doi-asserted-by":"crossref","unstructured":"Sun, F., Wang, H., Fu, F., and Li, X. (2010, January 13\u201315). Survey of FPGA low power design. Proceedings of the 2010 International Conference on Intelligent Control and Information Processing, Dalian, China.","DOI":"10.1109\/ICICIP.2010.5565246"},{"key":"ref_54","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1166\/jctn.2018.7119","article-title":"Robotic controller: ASIC versus FPGA\u2014A review","volume":"15","author":"Alkhafaji","year":"2018","journal-title":"J. Comput. Theor. Nanosci."},{"key":"ref_55","first-page":"3353","article-title":"A review about different automotive safety system using FPGA","volume":"9","author":"Muralidar","year":"2016","journal-title":"J. Chem. Pharm. Sci."},{"key":"ref_56","unstructured":"Kumar, A., and Sangwan, A. (2017, January 11\u201312). Designing of FIR filter using FPGA: A review. Proceedings of the 3rd International Conference on Nanoelectronics, Circuits and Communication Systems, NCCS 2017."},{"key":"ref_57","doi-asserted-by":"crossref","unstructured":"Amulya, K., and Sadashivappa, G. (2018, January 2\u20133). Design and Implementation of a Reconfigurable Digital Down Converter for 4G Systems Using MATLAB and FPGA- A Review. Proceedings of the 2018 IEEE Conference on Emerging Devices and Smart Systems, ICEDSS 2018, Tamilnadu, India.","DOI":"10.1109\/ICEDSS.2018.8544271"},{"key":"ref_58","doi-asserted-by":"crossref","unstructured":"Bouhali, M., Shamani, F., Dahmane, Z.E., Belaidi, A., and Nurmi, J. (2017, January 3\u20137). FPGA Applications in Unmanned Aerial Vehicles - A Review. Proceedings of the 13th International Symposium on Applied Reconfigurable Computing (ARC), Delft, The Netherlands.","DOI":"10.1007\/978-3-319-56258-2_19"},{"key":"ref_59","doi-asserted-by":"crossref","unstructured":"Sharma, B.L., Khatri, N., and Sharma, A. (2016, January 3\u20135). An Analytical Review on FPGA Based Autonomous Flight Control System for Small UAVs. Proceedings of the International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT), Palnchur, India.","DOI":"10.1109\/ICEEOT.2016.7754907"},{"key":"ref_60","doi-asserted-by":"crossref","first-page":"135","DOI":"10.1016\/j.cosrev.2018.01.002","article-title":"Survey on hardware implementation of random number generators on FPGA: Theory and experimental analyses","volume":"27","author":"Bakiri","year":"2018","journal-title":"Comput. Sci. Rev."},{"key":"ref_61","unstructured":"Sadrozinski, H.F.W., and Wu, J. (2010). Applications of Field-Programmable Gate Arrays in Scientific Research, Taylor & Francis, Inc.. [1st ed.]."},{"key":"ref_62","unstructured":"Rao, S. (2019, November 08). Field Programmable Gate Array and Applications. Available online: https:\/\/patents.google.com\/patent\/US5208491A\/en."},{"key":"ref_63","doi-asserted-by":"crossref","first-page":"1165","DOI":"10.1007\/s11192-019-03213-w","article-title":"Software survey: ScientoPy, a scientometric tool for topics trend analysis in scientific publications","volume":"121","year":"2019","journal-title":"Scientometrics"},{"key":"ref_64","unstructured":"Bakshi, U., and Bakshi, V. (2019, November 08). Control Systems Engineering. Available online: https:\/\/www.researchgate.net\/publication\/265168969_Control_Systems_Engineering."},{"key":"ref_65","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1109\/TIE.2008.2005667","article-title":"Realization of a Motion Control IC for X-Y Table Based on Novel FPGA Technology","volume":"56","author":"Kung","year":"2009","journal-title":"IEEE Trans. Ind. Electron."},{"key":"ref_66","doi-asserted-by":"crossref","first-page":"375","DOI":"10.1142\/S0218126611007359","article-title":"Scalable architecture for high-speed multidimensional fuzzy inference systems","volume":"20","author":"Echanobe","year":"2011","journal-title":"J. Circuits Syst. Comput."},{"key":"ref_67","unstructured":"Qin, W., Zhou, J., and Li, C. (2011, January 15\u201317). Research of Continuous Variable Camshaft Timing system based on fuzzy-PID control method. Proceedings of the 2011 2nd International Conference on Mechanic Automation and Control Engineering, Hohhot, China."},{"key":"ref_68","doi-asserted-by":"crossref","first-page":"1351","DOI":"10.1109\/TPEL.2009.2036727","article-title":"Performance Enhancement of Boost Converter Based on PID Controller Plus Linear-to-Nonlinear Translator","volume":"25","author":"Hwu","year":"2010","journal-title":"IEEE Trans. Power Electron."},{"key":"ref_69","doi-asserted-by":"crossref","unstructured":"Chander, S., Agarwal, P., and Gupta, I. (2010, January 20\u201323). FPGA-based PID controller for DC-DC converter. Proceedings of the 2010 Joint International Conference on Power Electronics, Drives and Energy Systems & 2010 Power India, New Delhi, India.","DOI":"10.1109\/PEDES.2010.5712454"},{"key":"ref_70","doi-asserted-by":"crossref","unstructured":"Sivaramakrishna, M., Upadhyay, C., Nagaraj, C., and Madhusoodanan, K. (2011, January 8\u201310). Development of pid controller algorithm over FPGA for motor control in failed fuel location module in Indian fast reactors. Proceedings of the 2011 3rd International Conference on Electronics Computer Technology, ICECT 2011, Kanyakumari, India.","DOI":"10.1109\/ICECTECH.2011.5941898"},{"key":"ref_71","doi-asserted-by":"crossref","first-page":"75","DOI":"10.21014\/acta_imeko.v6i2.407","article-title":"The control system for the magnetic suspension comparator system for vacuum-to-air mass dissemination","volume":"6","author":"Stambaugh","year":"2017","journal-title":"Acta IMEKO"},{"key":"ref_72","unstructured":"Camacho, E., Bordons, C., and Alba, C. (2004). Model Predictive Control, Springer. Advanced Textbooks in Control and Signal Processing."},{"key":"ref_73","doi-asserted-by":"crossref","unstructured":"Ling, K.V., Yue, S.P., and Maciejowski, J.M. (2006, January 14\u201316). A FPGA implementation of model predictive control. Proceedings of the American Control Conference 2006, Minneapolis, MN, USA.","DOI":"10.1109\/ACC.2006.1656502"},{"key":"ref_74","doi-asserted-by":"crossref","first-page":"1006","DOI":"10.1109\/TCST.2013.2271791","article-title":"Predictive Control Using an FPGA With Application to Aircraft Control","volume":"22","author":"Hartley","year":"2014","journal-title":"IEEE Trans. Control. Syst. Technol."},{"key":"ref_75","doi-asserted-by":"crossref","first-page":"4408","DOI":"10.1109\/TIE.2008.2007025","article-title":"Encoderless Predictive Direct Torque Control for Synchronous Reluctance Machines at Very Low and Zero Speed","volume":"55","author":"Pacas","year":"2008","journal-title":"IEEE Trans. Ind. Electron."},{"key":"ref_76","doi-asserted-by":"crossref","first-page":"637","DOI":"10.1109\/TIE.2012.2206360","article-title":"FPGA-Based Predictive Sliding Mode Controller of a Three-Phase Inverter","volume":"60","author":"Curkovic","year":"2013","journal-title":"IEEE Trans. Ind. Electron."},{"key":"ref_77","doi-asserted-by":"crossref","first-page":"1878","DOI":"10.1109\/TII.2014.2332062","article-title":"Predictive Controller for a Three-Phase\/Single-Phase Voltage Source Converter Cell","volume":"10","author":"Ramirez","year":"2014","journal-title":"IEEE Trans. Ind. Inform."},{"key":"ref_78","doi-asserted-by":"crossref","first-page":"585","DOI":"10.1002\/oca.2117","article-title":"Field programmable gate array based predictive control system for spacecraft rendezvous in elliptical orbits","volume":"36","author":"Hartley","year":"2015","journal-title":"Optim. Control. Appl. Methods"},{"key":"ref_79","unstructured":"Ioannou, P.A., and Sun, J. (1995). Robust Adaptive Control, Prentice-Hall, Inc."},{"key":"ref_80","doi-asserted-by":"crossref","first-page":"1604","DOI":"10.1109\/TIE.2008.2009524","article-title":"FPGA Implementation of an Embedded Robust Adaptive Controller for Autonomous Omnidirectional Mobile Platform","volume":"56","author":"Huang","year":"2009","journal-title":"IEEE Trans. Ind. Electron."},{"key":"ref_81","doi-asserted-by":"crossref","first-page":"81","DOI":"10.1007\/s10846-010-9438-3","article-title":"Adaptive Polar-Space Motion Control for Embedded Omnidirectional Mobile Robots with Parameter Variations and Uncertainties","volume":"62","author":"Huang","year":"2011","journal-title":"J. Intell. Robot. Syst."},{"key":"ref_82","doi-asserted-by":"crossref","unstructured":"Wu, T.F., Huang, H.C., Tsai, P.S., Hu, N.T., and Yang, Z.Q. (2014, January 27\u201329). Adaptive Fuzzy CMAC Design for an Omni-Directional Mobile Robot. Proceedings of the 10th International Conference on Intelligent Information Hiding and Multimedia Signal Processing (IIH-MSP), Kitakyushu, Japan.","DOI":"10.1109\/IIH-MSP.2014.212"},{"key":"ref_83","first-page":"866","article-title":"Nonlinear adaptive control for small-scale helicopter","volume":"5","author":"Suzuki","year":"2011","journal-title":"J. Syst. Des. Dyn."},{"key":"ref_84","doi-asserted-by":"crossref","unstructured":"Li, L.R., Wang, Z.H., Li, Z., Lu, Q., and Ma, G.X. (2015, January 28\u201329). The Adaptive Control Method of the Energy-efficient Tunnel Lighting System. Proceedings of the International Conference oInternational Conference on Advances in Management Engineering and Information Technology (AMEIT), Bangkok, Thailand.","DOI":"10.2495\/AMEIT140531"},{"key":"ref_85","doi-asserted-by":"crossref","first-page":"4781","DOI":"10.1109\/TIE.2017.2772211","article-title":"L-1 Adaptive Droop Control for AC Microgrid With Small Mesh Network","volume":"65","author":"Trivedi","year":"2018","journal-title":"IEEE Trans. Ind. Electron."},{"key":"ref_86","doi-asserted-by":"crossref","first-page":"2281","DOI":"10.1007\/s11071-016-3189-z","article-title":"FPGA implementation of novel fractional-order chaotic systems with two equilibriums and no equilibrium and its adaptive sliding mode synchronization","volume":"87","author":"Rajagopal","year":"2017","journal-title":"Nonlinear Dyn."},{"key":"ref_87","doi-asserted-by":"crossref","unstructured":"Karthikeyan, R., Prasina, A., Babu, R., and Raghavendran, S. (2015). FPGA implementation of novel synchronization methodology for a new chaotic system. Indian J. Sci. Technol., 8.","DOI":"10.17485\/ijst\/2015\/v8i11\/71775"},{"key":"ref_88","doi-asserted-by":"crossref","first-page":"6574","DOI":"10.1109\/TIE.2014.2320215","article-title":"FPGA-Based Sensorless PMSM Speed Control Using Reduced-Order Extended Kalman Filters","volume":"61","author":"Quang","year":"2014","journal-title":"IEEE Trans. Ind. Electron."},{"key":"ref_89","doi-asserted-by":"crossref","unstructured":"Idkhajine, L., and Monmasson, E. (2010, January 14\u201316). Optimized FPGA-based Extended Kalman Filter application to an AC drive sensorless speed controller. Proceedings of the 2010 International Symposium on Power Electronics, Electrical Drives, Automation and Motion, SPEEDAM 2010, Pisa, Italy.","DOI":"10.1109\/SPEEDAM.2010.5545150"},{"key":"ref_90","doi-asserted-by":"crossref","unstructured":"Pantea, A., Aroquiadassou, G., Mabwe, A., and Martis, C. (2012, January 20\u201322). Real-time sensorless vector control of induction machines using an FPGA board. Proceedings of the 21st International Symposium on Power Electronics, Electrical Drives, Automation and Motion, SPEEDAM 2012, Sorrento, Italy.","DOI":"10.1109\/SPEEDAM.2012.6264393"},{"key":"ref_91","doi-asserted-by":"crossref","unstructured":"Maalouf, A., Le Ballois, S., Monmasson, E., Midy, J.Y., and Bruzy, C. (2011, January 7\u201310). FPGA-based sensorless control of brushless synchronous starter generator at standstill and low speed using high frequency signal injection for an aircraft application. Proceedings of the ICELIE\/IES Industry Forum\/37th Annual Conference of the IEEE Industrial-Electronics-Society (IECON), Melbourne, Australia.","DOI":"10.1109\/IECON.2011.6119964"},{"key":"ref_92","doi-asserted-by":"crossref","first-page":"1253","DOI":"10.1109\/TII.2012.2221132","article-title":"FPGA Implementation of a Hybrid Sensorless Control of SMPMSM in the Whole Speed Range","volume":"9","author":"Ma","year":"2013","journal-title":"IEEE Trans. Ind. Inform."},{"key":"ref_93","unstructured":"Ma, Z., and Kennel, R. (2012, January 2\u20135). System-on-Chip sensorless control of PMSM combining signal injection and flux observer. Proceedings of the 2012 IEEE 7th International Power Electronics and Motion Control Conference - ECCE Asia, IPEMC 2012, Harbin, China."},{"key":"ref_94","doi-asserted-by":"crossref","unstructured":"Jezernik, K., and Rodic, M. (2008, January 1\u20133). Torque Sensorless Control of Induction Motor. Proceedings of the 13th International Power Electronics and Motion Control Conference, Poznan, Poland.","DOI":"10.1109\/EPEPEMC.2008.4635603"},{"key":"ref_95","doi-asserted-by":"crossref","unstructured":"Wolfram, S. (2018). Cellular Automata And Complexity: Collected Papers, CRC Press.","DOI":"10.1201\/9780429494093"},{"key":"ref_96","doi-asserted-by":"crossref","first-page":"1926","DOI":"10.1109\/TIE.2007.898297","article-title":"FPGA-based decentralized control of arrayed MEMS for microrobotic application","volume":"54","author":"Chapuis","year":"2007","journal-title":"IEEE Trans. Ind. Electron."},{"key":"ref_97","unstructured":"Li, Y.F., and Chuang, L.L. (2013, January 22\u201325). Controller design for music playing robot - applied to the anthropomorphic piano robot. Proceedings of the IEEE 10th International Conference on Power Electronics and Drive Systems (PEDS), Kitakyushu, Japan."},{"key":"ref_98","doi-asserted-by":"crossref","unstructured":"Li, Y.F. (2013, January 28\u201331). FPGA-based module design for PM linear motor control-applied to music playing robot. Proceedings of the IEEE International Symposium on Industrial Electronics (ISIE), Taipei, Taiwan.","DOI":"10.1109\/ISIE.2013.6563678"},{"key":"ref_99","first-page":"143","article-title":"FPGA-Based Distributed Control Module Design for Music Playing Robot - Applied to the Anthropomorphic Piano Robot Control","volume":"34","author":"Li","year":"2013","journal-title":"J. Chin. Soc. Mech. Eng."},{"key":"ref_100","doi-asserted-by":"crossref","unstructured":"Costillo, L., Ramos, J., Ibanez, J., Aparicio, B., Herranz, M., and Garcia, A. (2006, January 24\u201326). New control system for the 1.5m and 0.9m telescopes at Sierra Nevada Observatory. Proceedings of the Advanced Software and Control for Astronomy, Orlando, FL, USA.","DOI":"10.1117\/12.671308"},{"key":"ref_101","doi-asserted-by":"crossref","unstructured":"Cherif, S., Trabelsi, C., Meftali, S., and Dekeyser, J.L. (2011, January 2\u20134). High level design of adaptive distributed controller for partial dynamic reconfiguration in FPGA. Proceedings of the 2011 Conference on Design and Architectures for Signal and Image Processing, DASIP 2011, Tampere, Finland.","DOI":"10.1109\/DASIP.2011.6136896"},{"key":"ref_102","doi-asserted-by":"crossref","unstructured":"Trabelsi, C., Meftali, S., and Dekeyser, J.L. (2012, January 9\u201311). Distributed control for reconfigurable FPGA systems: A high-level design approach. Proceedings of the 7th International Workshop on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), York, UK.","DOI":"10.1109\/ReCoSoC.2012.6322871"},{"key":"ref_103","doi-asserted-by":"crossref","unstructured":"Trabelsi, C., Meftali, S., ben Atitallah, R., and Dekeyser, J.L. (2014, January 8\u201310). Model-Driven design flow for distributed control in reconfigurable FPGA systems. Proceedings of the 8th Conference on Design and Architectures for Signal and Image Processing (DASIP), Madrid, Spain.","DOI":"10.1109\/DASIP.2014.7115631"},{"key":"ref_104","doi-asserted-by":"crossref","unstructured":"Sarpotdar, M., Mathew, J., Safonova, M., and Murthy, J. (2016, January 26\u201329). A generic FPGA-based detector readout and real-time image processing board. Proceedings of the Conference on High Energy, Optical, and Infrared Detectors for Astronomy VII, Edinburgh, UK.","DOI":"10.1117\/12.2233292"},{"key":"ref_105","doi-asserted-by":"crossref","unstructured":"Bendapudi, S., Kashyap, G.K., Lithin, M.G., Subhajit, M., KrishnamPrasad, B., and Shashikala, T.H. (2015, January 8\u201310). Design of Video Processor for Multi-head Star Sensor. Proceedings of the 2nd International Symposium on Physics and Technology of Sensors, Pune, India.","DOI":"10.1109\/ISPTS.2015.7220082"},{"key":"ref_106","doi-asserted-by":"crossref","first-page":"275","DOI":"10.1016\/0168-9002(90)91376-M","article-title":"CCD-based detector for protein crystallography with synchrotron X-rays","volume":"297","author":"Strauss","year":"1990","journal-title":"Nucl. Instrum. Methods Phys. Res. Sect. A Accel. Spectrom. Detect. Assoc. Equip."},{"key":"ref_107","doi-asserted-by":"crossref","unstructured":"Bredthauer, G. (2014, January 22\u201326). Archon: A modern controller for high performance astronomical CCDs. Proceedings of the 5th Conference on Ground-Based and Airborne Instrumentation for Astronomy, Montreal, Canada.","DOI":"10.1117\/12.2058402"},{"key":"ref_108","first-page":"1296","article-title":"Embedded CCD acquisition system based on ARM and FPGA","volume":"18","author":"Liu","year":"2007","journal-title":"Guangdianzi Jiguang\/J. Optoelectron. Laser"},{"key":"ref_109","doi-asserted-by":"crossref","first-page":"441","DOI":"10.3788\/gzxb20103903.0441","article-title":"Spectrum data acquisition system based on linear CCD","volume":"39","author":"Wang","year":"2010","journal-title":"Guangzi Xuebao\/Acta Photonica Sin."},{"key":"ref_110","unstructured":"Zhang, Y., Jin, M., Zhang, Y., and Liu, H. (July, January 29). Development of High-speed and Highly Integrated CCD Laser Range Sensor Based on FPGA. Proceedings of the 11th World Congress on Intelligent Control and Automation, Shenyang, China."},{"key":"ref_111","unstructured":"Kasprowicz, G., Czyrkowski, H., Dabrowski, R., Dominik, W., Mankiewicz, L., Pozniak, K., Romaniuk, R., Sitek, P., Sokolowski, M., and Sulej, R. (June, January 29). New low noise CCD cameras for \u201cPi of the Sky\u201d project. Proceedings of the Conference on Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments 2006, Wilga, Poland."},{"key":"ref_112","unstructured":"Burd, A., Czyrkowski, H., Dabrowski, R., Dominik, W., Grajda, M., Kasprowicz, G., Mankiewicz, L., Stankiewicz, S., and Wrochna, G. (June, January 30). Low noise CCD cameras for wide field astronomy. Proceedings of the Conference on Photonics, Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments IV, Wilga, Poland."},{"key":"ref_113","first-page":"1603","article-title":"Design of ultra-high resolution CCD imaging systems","volume":"20","author":"Xu","year":"2012","journal-title":"Guangxue Jingmi Gongcheng\/Optics Precis. Eng."},{"key":"ref_114","doi-asserted-by":"crossref","unstructured":"Zhiyong, L., Weihua, Y., and Xiance, D. (2015, January 14\u201315). The analog front end of ultra-high resolution CCD design based on AD9920A. Proceedings of the 8th International Conference on Intelligent Computation Technology and Automation (ICICTA), Nanchang, China.","DOI":"10.1109\/ICICTA.2015.234"},{"key":"ref_115","doi-asserted-by":"crossref","first-page":"492","DOI":"10.3788\/YJYXS20153003.0492","article-title":"Design of high-speed high-resolution CMOS camera acquisition system based on AM41V4 sensor","volume":"30","author":"Li","year":"2015","journal-title":"Chin. J. Liq. Cryst. Disp."},{"key":"ref_116","doi-asserted-by":"crossref","unstructured":"Sun, H., Cai, R., and Wang, Y. (2006, January 13\u201315). Design and implementation of high-speed digital CMOS camera driving control timing and data interface. Proceedings of the Sixth International Symposium on Instrumentation and Control Technology: Sensors, Automatic Measurement, Control and Computer Simulation, Beijing, China.","DOI":"10.1117\/12.717638"},{"key":"ref_117","first-page":"854","article-title":"A fast automatic exposure control method for CMOS image sensor","volume":"43","author":"Ge","year":"2010","journal-title":"Tianjin Daxue Xuebao (Ziran Kexue yu Gongcheng Jishu Ban)\/J. Tianjin Univ. Sci. Technol."},{"key":"ref_118","first-page":"88","article-title":"Exposure algorithm for CMOS image sensor with adaptive dynamic range","volume":"42","author":"An","year":"2013","journal-title":"Hongwai yu Jiguang Gongcheng\/Infrared Laser Eng."},{"key":"ref_119","first-page":"283","article-title":"Study on an Auto Exposure Algorithm Applied in CMOS Image Sensor for Security Monitoring","volume":"38","author":"Liu","year":"2017","journal-title":"Bandaoti Guangdian\/Semicond. Optoelectron."},{"key":"ref_120","doi-asserted-by":"crossref","first-page":"764","DOI":"10.3788\/gzxb20103904.0764","article-title":"Spatial transient light detection based on high-speed CMOS image sensor","volume":"39","author":"Yang","year":"2010","journal-title":"Guangzi Xuebao\/Acta Photonica Sin."},{"key":"ref_121","first-page":"1499","article-title":"Multiple slope integration based on CMOS image sensor","volume":"41","author":"Yang","year":"2012","journal-title":"Hongwai Yu Jiguang Gongcheng\/Infrared Laser Eng."},{"key":"ref_122","unstructured":"Fross, B., Donaldson, R., and Palmer, D. (1996, January 20\u201321). PCI-based WILDFIRE reconfigurable computing engines. Proceedings of the High-Speed Computing, Digital Signal Processing, and Filtering Using Reconfigurable Logic, Boston, MA, USA."},{"key":"ref_123","doi-asserted-by":"crossref","unstructured":"Mizuno, K., Noguchi, H., He, G., Terachi, Y., Kamino, T., Kawaguchi, H., and Yoshimoto, M. (September, January 31). Fast and low-memory-bandwidth architecture of SIFT descriptor generation with scalability on speed and accuracy for VGA video. Proceedings of the 20th International Conference on Field Programmable Logic and Applications, FPL 2010, Milano, Italy.","DOI":"10.1109\/FPL.2010.119"},{"key":"ref_124","first-page":"131","article-title":"Gray-scale control of synchronous VGA display by OLED matrix","volume":"17","author":"Zhang","year":"2006","journal-title":"Guangdianzi Jiguang\/J. Optoelectron. Laser"},{"key":"ref_125","doi-asserted-by":"crossref","unstructured":"Gao, K., Cai, J., Zhang, L., and Sheng, R.n. (2010, January 16\u201318). A SoPC-Based Mini VGA Video Capture and Storage System. Proceedings of the 2010 3rd International Conference on Biomedical Engineering and Informatics (BMEI 2010), Yantai, China.","DOI":"10.1109\/BMEI.2010.5639844"},{"key":"ref_126","doi-asserted-by":"crossref","unstructured":"Sajjanar, S., Mankani, S.K., Dongrekar, P.R., Kumar, N.S., and Aradhya, H.V.R. (2016, January 13\u201314). Implementation of Real Time Moving Object Detection and Tracking on FPGA for Video Surveillance Applications. Proceedings of the IEEE International Conference on Distributed Computing, VLSI, Electrical Circuits and Robotics (DISCOVER), Mangalore, India.","DOI":"10.1109\/DISCOVER.2016.7806248"},{"key":"ref_127","first-page":"5115","article-title":"Real time delay application for digital circuits with peripheral based digital clock using FPGA","volume":"9","author":"Murali","year":"2014","journal-title":"Int. J. Appl. Eng. Res."},{"key":"ref_128","unstructured":"Bertazzoni, S., Di, G.D., Salmeri, M., Mongiardo, L., Florean, M., Salsano, A., Wyss, J., and Rando, R. (2004, January 16\u201322). TID test for SDRAM based IEEM calibration system. Proceedings of the 2004 Nuclear Science Symposium, Medical Imaging Conference, Symposium on Nuclear Power Systems and the 14th International Workshop on Room Temperature Semiconductor X- and Gamma- Ray Detectors, Rome, Italy."},{"key":"ref_129","doi-asserted-by":"crossref","unstructured":"Bunkowski, K., Kassamakov, I., Krolikowski, J., Kierzkowski, K., Kudla, M., Maenpaa, T., Pozniak, K., Rybka, D., Tuominen, E., and Ungaro, D. (2003, January 21\u201325). Irradiation effects in electronic components of the RPC Trigger for the CMS Experiment. Proceedings of the 12th IEEE-SPIE Symposium on Photonics and Web Engineering, Wilga, Poland.","DOI":"10.1117\/12.568897"},{"key":"ref_130","first-page":"1133","article-title":"Design and implementation of the memory scheduler for the PC-based router","volume":"3203","author":"Marek","year":"2004","journal-title":"FIELD-Program. Log. Appl. Proc."},{"key":"ref_131","unstructured":"Park, S.H., An, J.S., Tae-Seok, O., and Kim, I.H. (2007, January 5\u20136). Design of high speed camera based on cmos technology - art. no. 679414. Proceedings of the 4th International Conference on Metronics and Information Technology (ICMIT 2007), Gifu, Japan."},{"key":"ref_132","doi-asserted-by":"crossref","unstructured":"Osmanis, K., Valters, G., and Osmanis, I. (2013, January 11\u201312). 3D Volumetric Display Design Challenges. Proceedings of the NORCHIP Conference, Vilnius, Lithuania.","DOI":"10.1109\/NORCHIP.2013.6702001"},{"key":"ref_133","doi-asserted-by":"crossref","unstructured":"Singla, D., Sachdeva, M., Malhotra, D., and Singh, H. (2016). Thermal and energy efficient RAM design on 28 nm for electronic devices. Indian J. Sci. Technol., 9.","DOI":"10.17485\/ijst\/2016\/v9i21\/94832"},{"key":"ref_134","doi-asserted-by":"crossref","unstructured":"Kalia, K., Pandey, B., and Hussain, D.M.A. (2016, January 19\u201322). SSTL Based Thermal and Power Efficient RAM Design on 28nm FPGA for Spacecraft. Proceedings of the 6th International Conference on Smart Grid and Clean Energy Technologies (ICSGCE), Chengdu, China.","DOI":"10.1109\/ICSGCE.2016.7876075"},{"key":"ref_135","first-page":"12","article-title":"2.5D FPGA-HBM integration challenges","volume":"44","author":"Gandhi","year":"2017","journal-title":"Adv. Microelectron."},{"key":"ref_136","doi-asserted-by":"crossref","unstructured":"Meixner, A., Kakizawa, A., Provost, B., and Bedwani, S. (2008, January 28\u201330). External Loopback Testing Experiences with High Speed Serial Interfaces. Proceedings of the 2008 IEEE International Test Conference, Santa Clara, CA, USA.","DOI":"10.1109\/TEST.2008.4700557"},{"key":"ref_137","doi-asserted-by":"crossref","unstructured":"Kono, M., Kanbe, A., and Toyoda, H. (2011, January 5\u20139). A 400-Gb\/s and Low-power Physical-layer Architecture for Next-generation Ethernet. Proceedings of the IEEE International Conference on Communications (ICC), Kyoto, Japan.","DOI":"10.1109\/icc.2011.5962750"},{"key":"ref_138","doi-asserted-by":"crossref","first-page":"3437","DOI":"10.1587\/transcom.E95.B.3437","article-title":"A Novel 400-Gb\/s (100-Gb\/s x 4) Physical-Layer Architecture Using Low-Power Technology","volume":"E95B","author":"Kono","year":"2012","journal-title":"IEICE Trans. Commun."},{"key":"ref_139","doi-asserted-by":"crossref","first-page":"S169","DOI":"10.1016\/j.nima.2010.04.126","article-title":"Measuring propagation delay over a coded serial communication channel using FPGAs","volume":"626","author":"Jansweijer","year":"2011","journal-title":"Nucl. Instrum. Methods Phys. Res. Sect. A Accel. Spectrometers Detect. Assoc. Equip."},{"key":"ref_140","doi-asserted-by":"crossref","first-page":"729","DOI":"10.1109\/TIM.2013.2280489","article-title":"Asymmetry Mitigation in IEEE 802.3 Ethernet for High-Accuracy Clock Synchronization","volume":"63","author":"Exel","year":"2014","journal-title":"IEEE Trans. Instrum. Meas."},{"key":"ref_141","doi-asserted-by":"crossref","unstructured":"Freire, I., Sousa, I., Klautau, A., Almeida, I., Lu, C., and Berg, M. (2016, January 4\u20138). Analysis and Evaluation of End-to-End PTP Synchronization for Ethernet-based Fronthaul. Proceedings of the 59th Annual IEEE Global Communications Conference (IEEE GLOBECOM), Washington, DC, USA.","DOI":"10.1109\/GLOCOM.2016.7841597"},{"key":"ref_142","doi-asserted-by":"crossref","first-page":"2366","DOI":"10.1002\/dac.2480","article-title":"Ethernet transport system supporting delay-sensitive real-time traffics","volume":"27","author":"Cho","year":"2014","journal-title":"Int. J. Commun. Syst."},{"key":"ref_143","doi-asserted-by":"crossref","unstructured":"Ademaj, A., and Kopetz, H. (2007, January 1\u20133). Time-triggered Ethernet and IEEE 1588 clock synchronization. Proceedings of the IEEE International Symposium on Precision Clock Synchronization for Measurement, Control and Communication, Vienna, Austria.","DOI":"10.1109\/ISPCS.2007.4383771"},{"key":"ref_144","doi-asserted-by":"crossref","unstructured":"Bai, J., Wu, L., Yun, N., Liu, Y., and Zhang, X. (2013, January 16\u201318). A 10Gbps In-line Network Security Processor with a 32-bit Embedded CPU. Proceedings of the 22nd Wireless and Optical Communications Conference (WOCC), Chongqing, China.","DOI":"10.1109\/WOCC.2013.6676448"},{"key":"ref_145","doi-asserted-by":"crossref","unstructured":"Niu, Y., Wu, L., Wang, L., Zhang, X., and Xu, J. (2011, January 3\u20134). A configurable IPSec processor for high performance in-line security network processor. Proceedings of the 2011 7th International Conference on Computational Intelligence and Security, CIS 2011, Sanya, China.","DOI":"10.1109\/CIS.2011.154"},{"key":"ref_146","doi-asserted-by":"crossref","first-page":"877","DOI":"10.1109\/JSAC.2008.080805","article-title":"A real-time 4-stream MIMO-OFDM transceiver: System design, FPGA implementation, and characterization","volume":"26","author":"Haene","year":"2008","journal-title":"IEEE J. Sel. Areas Commun."},{"key":"ref_147","unstructured":"Iacono, D., Ronchi, M., Torre, L., and Osnato, F. (April, January 31). MIMO OFDM Physical layer real-time prototyping. Proceedings of the IEEE Wireless Communications and Networking Conference, WCNC 2008, Las Vegas, NV, USA."},{"key":"ref_148","doi-asserted-by":"crossref","first-page":"1487","DOI":"10.1007\/s00034-012-9411-4","article-title":"Efficient FPGA-Based Implementations of MIMO-OFDM Physical Layer","volume":"31","author":"Park","year":"2012","journal-title":"Circuits Syst. Signal Process."},{"key":"ref_149","doi-asserted-by":"crossref","unstructured":"Park, J.S., and Ogunfunmi, T. (2011, January 15\u201318). FPGA implementation of Channel Estimation for MIMO-OFDM. Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), Rio de Janeiro, Brazil.","DOI":"10.1109\/ISCAS.2011.5937663"},{"key":"ref_150","unstructured":"Vincent, H.M.J., Dahmane, A., Moussa, S., and D\u2019Amours, C. (2013, January 23\u201325). Rapid prototyping of channel estimation techniques in MIMO-OFDM systems. Proceedings of the 2013 6th Joint IFIP Wireless and Mobile Networking Conference, WMNC 2013, Dubai, UAE."},{"key":"ref_151","first-page":"257","article-title":"Design and FPGA implementation of channel estimation method and modulation technique for MIMO system","volume":"25","author":"Sudhakar","year":"2009","journal-title":"Eur. J. Sci. Res."},{"key":"ref_152","unstructured":"Zhang, H., and Zhao, J. (2011, January 26\u201328). The design of RF data acquisition system based on STM32 and FPGA. Proceedings of the 2nd International Conference on Multimedia Technology, ICMT 2011, Hangzhou, China."},{"key":"ref_153","doi-asserted-by":"crossref","first-page":"281","DOI":"10.1016\/j.measurement.2008.06.011","article-title":"A compact low-cost test equipment for thermal and electrical characterization of integrated circuits","volume":"42","author":"Cabrini","year":"2009","journal-title":"Measurement"},{"key":"ref_154","first-page":"654","article-title":"Design and application of video signal generator based on FPGA","volume":"29","author":"Liu","year":"2008","journal-title":"Yi Qi Yi Biao Xue Bao\/Chin. J. Sci. Instrum."},{"key":"ref_155","first-page":"52","article-title":"Development of lidar data acquisition system for visibility measurement","volume":"40","author":"Wen","year":"2011","journal-title":"Hongwai Yu Jiguang Gongcheng\/Infrared Laser Eng."},{"key":"ref_156","doi-asserted-by":"crossref","unstructured":"Huixin, Z., Qi, H., Suhua, L., and Haiguang, Y. (2011, January 27\u201329). The design for LVDS high-speed data acquisition and transmission system based on FPGA. Proceedings of the 2011 IEEE 3rd International Conference on Communication Software and Networks, ICCSN 2011, Xi\u2019an, China.","DOI":"10.1109\/ICCSN.2011.6014590"},{"key":"ref_157","unstructured":"Wang, A., Li, Z., Yang, X., and Feng, B. (2012, January 8\u201310). A new security problem of USB: Monitoring cable attack and countermeasures. Proceedings of the 2012 International Conference on Information Technology and Software Engineering, ITSE 2012, Beijing, China."},{"key":"ref_158","first-page":"59","article-title":"System design of cryptographic security USB device controller IP core","volume":"38","author":"Yang","year":"2010","journal-title":"Huazhong Keji Daxue Xuebao (Ziran Kexue Ban)\/J. Huazhong Univ. Sci. Technol. (Nat. Sci. Ed.)"},{"key":"ref_159","first-page":"522","article-title":"Design and Implementation for High Speed Data Transfer Interface of PCI Express Based on Zynq Platform","volume":"46","author":"Yang","year":"2017","journal-title":"Dianzi Keji Daxue Xuebao\/J. Univ. Electron. Sci. Technol. China"},{"key":"ref_160","unstructured":"Byszuka, A., Pozniak, K., Zabolotny, W.M., Kasprowicz, G., Wojenski, A., Cieszewski, R., Juszczyk, B., Kolasinski, P., Zienkiewicz, P., and Chernyshova, M. (June, January 26). Fast data transmission in dynamic data acquisition system for plasma diagnostics. Proceedings of the Conference on Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments, Wilga, Poland."},{"key":"ref_161","first-page":"339","article-title":"Direct GPU\/FPGA communication Via PCI express","volume":"17","author":"Bittner","year":"2014","journal-title":"Clust.-Comput. J. Netw. Softw. Tools Appl."},{"key":"ref_162","doi-asserted-by":"crossref","first-page":"565","DOI":"10.1016\/j.micpro.2015.02.005","article-title":"FPGA-GPU communicating through PCIe","volume":"39","author":"Thoma","year":"2015","journal-title":"Microprocess. Microsyst."},{"key":"ref_163","doi-asserted-by":"crossref","unstructured":"Wu, A., Jin, X., Guo, S., and Du, X. (2015, January 2\u20133). A Flexible FPGA-to-FPGA Interconnect Interface Design and Implementation. Proceedings of the International Conference on Computers, Communications and Systems (ICCCS), Kanyakumari, India.","DOI":"10.1109\/CCOMS.2015.7562851"},{"key":"ref_164","unstructured":"An, W., Jin, X., Du, X., and Guo, S. (February, January 31). A Flexible FPGA-to-FPGA Communication System. Proceedings of the 18th International Conference on Advanced Communication Technology (ICACT), Pyeongchang, Korea."},{"key":"ref_165","unstructured":"Bono, S., Green, M., Stubblefield, A., Juels, A., Rubin, A., and Szydlo, M. (August, January 31). Security analysis of a cryptographically-enabled RFID device. Proceedings of the 14th USENIX Security Symposium, Baltimore, MD, USA."},{"key":"ref_166","doi-asserted-by":"crossref","unstructured":"Kavun, E.B., and Yalcin, T. (2010, January 8\u20139). A Lightweight Implementation of Keccak Hash Function for Radio-Frequency Identification Applications. Proceedings of the 6th Workshop on Radio Frequency Identification Security, Istanbul, Turkey.","DOI":"10.1007\/978-3-642-16822-2_20"},{"key":"ref_167","doi-asserted-by":"crossref","first-page":"365","DOI":"10.1002\/sec.723","article-title":"A low-cost UHF RFID tag chip with AES cryptography engine","volume":"7","author":"Fu","year":"2014","journal-title":"Secur. Commun. Netw."},{"key":"ref_168","doi-asserted-by":"crossref","unstructured":"Fang, Y.Y., and Chen, X.J. (2011, January 28\u201329). Design and simulation of UART serial communication module based on VHDL. Proceedings of the 2011 3rd International Workshop on Intelligent Systems and Applications, ISA 2011, Wuhan, China.","DOI":"10.1109\/ISA.2011.5873448"},{"key":"ref_169","doi-asserted-by":"crossref","first-page":"257","DOI":"10.1016\/j.compeleceng.2003.01.002","article-title":"Design of a micro-UART for SoC application","volume":"30","author":"Ali","year":"2004","journal-title":"Comput. Electr. Eng."},{"key":"ref_170","doi-asserted-by":"crossref","unstructured":"Wakhle, G., Aggarwal, I., and Gaba, S. (2012, January 4\u20136). Synthesis and implementation of UART using VHDL codes. Proceedings of the 2012 International Symposium on Computer, Consumer and Control, IS3C 2012, Taichung, Taiwan.","DOI":"10.1109\/IS3C.2012.10"},{"key":"ref_171","doi-asserted-by":"crossref","unstructured":"Kammerer, R., Obermaisser, R., and Fromel, B. (2012). A router for the containment of timing and value failures in CAN. Eurasip J. Embed. Syst., 2012.","DOI":"10.1186\/1687-3963-2012-4"},{"key":"ref_172","doi-asserted-by":"crossref","unstructured":"Lee, T.Y., Kuo, C.W., and Lin, I.A. (2017, January 7\u201310). High Performance CAN\/FlexRay Gateway Design for In-Vehicle Network. Proceedings of the IEEE Conference on Dependable and Secure Computing, Taipei, Taiwan.","DOI":"10.1109\/DESEC.2017.8073848"},{"key":"ref_173","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1515\/msr-2017-0008","article-title":"Field Programmable Gate Array (FPGA) Respiratory Monitoring System Using a Flow Microsensor and an Accelerometer","volume":"17","author":"Mellal","year":"2017","journal-title":"Meas. Sci. Rev."},{"key":"ref_174","doi-asserted-by":"crossref","unstructured":"Kumari, R.S.S., and Gayathri, C. (2017, January 17\u201318). Interfacing of mems motion sensor with fpga using 12c protocol. Proceedings of the International Conference on Innovations in Information, Embedded and Communication Systems (ICIIECS), Coimbatore, India.","DOI":"10.1109\/ICIIECS.2017.8275932"},{"key":"ref_175","doi-asserted-by":"crossref","unstructured":"Feng, Z., Qinzhang, W., and Guoqiang, R. (2010, January 27\u201329). A High-speed Method of CCD Image Data Storage System. Proceedings of the 2nd IEEE International Conference on Advanced Computer Control, Shenyang, China.","DOI":"10.1109\/ICACC.2010.5487181"},{"key":"ref_176","first-page":"782","article-title":"A high-speed method of CCD image data storage system based on SATA","volume":"31","author":"Zhang","year":"2010","journal-title":"Bandaoti Guangdian\/Semicond. Optoelectron."},{"key":"ref_177","unstructured":"Wu, Q., Song, T., and Li, X. (2015, January 12\u201313). Research on the High-Speed Image Acquisition and Storage Technology based on TMS320C6748. Proceedings of the 4th National Conference on Electrical, Electronics and Computer Engineering (NCEECE), Xi\u2019an, China."},{"key":"ref_178","unstructured":"Dillinger, M., Madani, K., and Alonistioti, N. (2005). Software Defined Radio: Architectures, Systems and Functions, Wiley."},{"key":"ref_179","unstructured":"Garcia, J., and Cumplido, R. (2005, January 7\u20139). On the design of an FPGA-based OFDM modulator for IEEE 802.11a. Proceedings of the 2nd International Conference on Electrical and Electronics Engineering (ICEEE 2005), Mexico City, Mexico."},{"key":"ref_180","unstructured":"Garcia, J., and Cumplido, R. (2005, January 28\u201330). On the design of an FPGA-based OFDM modulator for IEEE 802.16-2004. Proceedings of the International Conference on Reconfigurable Computing and FPGAs, Puebla, Mexico."},{"key":"ref_181","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1007\/s11265-011-0640-8","article-title":"SDR OFDM Waveform Design for a UGV\/UAV Communication Scenario","volume":"69","author":"Bluemm","year":"2012","journal-title":"J. Signal Process. Syst. Signal Image Video Technol."},{"key":"ref_182","doi-asserted-by":"crossref","unstructured":"Zhang, B., and Guo, X. (2014, January 16\u201319). A Novel Reconfigurable Architecture for Generic OFDM Modulator Based on FPGA. Proceedings of the 16th International Conference on Advanced Communication Technology (ICACT), Pyeongchang, Korea.","DOI":"10.1109\/ICACT.2014.6779080"},{"key":"ref_183","doi-asserted-by":"crossref","first-page":"343","DOI":"10.1007\/s10470-017-0939-x","article-title":"A software-defined radio FPGA implementation of OFDM-based PHY transceiver for 5G","volume":"91","author":"Ribeiro","year":"2017","journal-title":"Analog. Integr. Circuits Signal Process."},{"key":"ref_184","doi-asserted-by":"crossref","unstructured":"Al Safi, A., and Bazuin, B. (2016, January 20\u201322). FPGA Based Implementation of BPSK and QPSK Modulators using Address Reverse Accumulators. Proceedings of the 7th IEEE Annual Ubiquitous Computing, Electronics and Mobile Communication Conference (IEEE UEMCON), New York, NY, USA.","DOI":"10.1109\/UEMCON.2016.7777861"},{"key":"ref_185","doi-asserted-by":"crossref","unstructured":"Nivin, R., Rani, J.S., and Vidhya, P. (2016, January 21\u201323). Design and Hardware Implementation of Reconfigurable Nano Satellite Communication System Using FPGA Based SDR for FM\/ FSK Demodulation and BPSK Modulation. Proceedings of the International Conference on Communication Systems and Networks (ComNet), Trivandrum, India.","DOI":"10.1109\/CSN.2016.7823976"},{"key":"ref_186","unstructured":"Kazaz, T., Kulin, M., and Hadzialic, M. (2013, January 20\u201324). Design and Implementation of SDR Based QPSK Modulator on FPGA. Proceedings of the 36th International Convention on Information and Communication Technology, Electronics and Microelectronics (MIPRO), Opatija, Croatia."},{"key":"ref_187","first-page":"536","article-title":"The Witch Navigator - A Low Cost GNSS Software Receiver for Advanced Processing Techniques","volume":"19","author":"Jakubov","year":"2010","journal-title":"Radioengineering"},{"key":"ref_188","unstructured":"Kovar, P., and Vejrazka, F. (2004, January 16\u201318). Software radio and its applications in GNSS. Proceedings of the 46th International Symposium Electronics in Marine (ELMAR-2004), Zadar, Croatia."},{"key":"ref_189","doi-asserted-by":"crossref","unstructured":"Puricer, P., Kovar, P., Seidl, L., and Vejrazka, F. (2005, January 8\u201310). GNSS software receiver\u2014A versatile platform for navigation systems signals processing. Proceedings of the 47th International Symposium ELMAR-2005 on Multimedia Systems and Applications, Zadar, Croatia.","DOI":"10.1109\/ELMAR.2005.193690"},{"key":"ref_190","doi-asserted-by":"crossref","unstructured":"Raju, K., Pratap, Y., Patel, V., Kumar, G., Naidu, S., Patwardhan, A., Henry, R., and Bhanu, P.P. (2012, January 25\u201327). Implementation of multichannel GPS receiver baseband modules. Proceedings of the 2nd International Conference on Computer Science, Engineering and Applications, ICCSEA 2012, New Delhi, India.","DOI":"10.1007\/978-3-642-30157-5_81"},{"key":"ref_191","unstructured":"Mohamed, K.E., Ali, B.M., Jamuar, S.S., Khatun, S., and Ismail, A. (2007, January 12\u201315). A software defined radio approach for digital CDMA transmitter. Proceedings of the 4th International Conference on Cybernetics and Information Technologies, Systems and Applications\/5th Int Conf on Computing, Communications and Control Technologies, Orlando, FL, USA."},{"key":"ref_192","doi-asserted-by":"crossref","unstructured":"Al Safi, A., and Bazuin, B. (2017, January 9\u201311). Toward Digital Transmitters with Amplitude Shift Keying and Quadrature Amplitude Modulators Implementation Examples. Proceedings of the 7th IEEE Annual Computing and Communication Workshop and Conference (IEEE CCWC), Las Vegas, NV, USA.","DOI":"10.1109\/CCWC.2017.7868397"},{"key":"ref_193","unstructured":"Kumar, A.K.A. (2013, January 4\u20136). FPGA Implementation of QAM Modems Using PR for Reconfigurable Wireless Radios. Proceedings of the Annual International Conference on Emerging Research Areas (AICERA) \/ International Conference on Microelectronics, Communication and Renewable Energy (ICMiCR), Kanjirapally, India."},{"key":"ref_194","doi-asserted-by":"crossref","unstructured":"Khan, M.A., and Ansari, A.Q. (2011, January 15\u201317). Design of 8-Bit Programmable Crossbar Switch for Network-on-Chip Router. Proceedings of the 4th International Conference on Network Security and Applications (CNSA 2011), Chennai, India.","DOI":"10.1007\/978-3-642-22543-7_54"},{"key":"ref_195","doi-asserted-by":"crossref","unstructured":"Karadeniz, T., Mhamdi, L., Goossens, K., and Garcia-Luna-Aceves, J.J. (2012, January 5\u20137). Hardware Design and Implementation of a Network-on-Chip Based Load Balancing Switch Fabric. Proceedings of the International Conference on Reconfigurable Computing and FPGAs (ReConFig), Cancun, Mexico.","DOI":"10.1109\/ReConFig.2012.6416753"},{"key":"ref_196","doi-asserted-by":"crossref","unstructured":"Sharma, R., Joshi, V., and Rohokale, V. (2012, January 19\u201320). Performance of router design for Network-on-Chip implementation. Proceedings of the 2012 International Conference on Communication, Information and Computing Technology, ICCICT 2012, Mumbai, India.","DOI":"10.1109\/ICCICT.2012.6398142"},{"key":"ref_197","doi-asserted-by":"crossref","unstructured":"Bayar, S., and Yurdakul, A. (2016, January 12\u201314). An Efficient Mapping Algorithm on 2-D Mesh Network-on-Chip with Reconfigurable Switches. Proceedings of the 11th IEEE International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS), Istanbul, Turkey.","DOI":"10.1109\/DTIS.2016.7483808"},{"key":"ref_198","doi-asserted-by":"crossref","unstructured":"Bansal, S., Sharma, S., and Sharma, N. (2016, January 20\u201321). Design of Configurable Power Efficient 2-Dimensional Crossbar Switch For Network-on-Chip(NoC). Proceedings of the IEEE International Conference on Recent Trends in Electronics, Information and Communication Technology (RTEICT), Bengaluru, India.","DOI":"10.1109\/RTEICT.2016.7808085"},{"key":"ref_199","unstructured":"Bansal, S., Sharma, S., and Sharma, N. (October, January 30). Design of Configurable Power Efficient 3-Dimensional Crossbar Switch For Network-on-Chip(NoC). Proceedings of the 2nd International Conference on Advances in Computing, Communication, and Automation (ICACCA) (Fall), Bareilly, India."},{"key":"ref_200","doi-asserted-by":"crossref","unstructured":"Khan, M., and Ansari, A. (2011, January 11\u201314). N-Bit multiple read and write FIFO memory model for network-on-chip. Proceedings of the 2011 World Congress on Information and Communication Technologies, WICT 2011, Mumbai, India.","DOI":"10.1109\/WICT.2011.6141440"},{"key":"ref_201","doi-asserted-by":"crossref","first-page":"153","DOI":"10.1016\/S1665-6423(14)71615-3","article-title":"Hardware and Software Co-design: An Architecture Proposal for a Network-on-Chip Switch based on Buffer less Data Flow","volume":"12","author":"Sandoval","year":"2014","journal-title":"J. Appl. Res. Technol."},{"key":"ref_202","doi-asserted-by":"crossref","unstructured":"Elhajji, M., Attia, B., Zitouni, A., Tourki, R., Meftali, S., and Dekeyser, J.L. (2011, January 2\u20134). FeRoNoC: Flexible and extensible router implementation for diagonal mesh topology. Proceedings of the 2011 Conference on Design and Architectures for Signal and Image Processing, DASIP 2011, Tampere, Finland.","DOI":"10.1109\/DASIP.2011.6136890"},{"key":"ref_203","doi-asserted-by":"crossref","unstructured":"Zakaria, F.F., Latif, N.A.A., Hashim, S.J., Ehkan, P., and Rokhani, F.Z. (2016, January 25\u201328). Cooperative Virtual Channel Router for Adaptive Hardwired FPGA Network-on-Chip. Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), Jeju, Korea.","DOI":"10.1109\/APCCAS.2016.7803975"},{"key":"ref_204","doi-asserted-by":"crossref","unstructured":"Kamal, R., and Moreno Arostegui, J.M. (2016, January 20\u201321). Design and Analysis of DMA based Network Interface for NoC\u2019s Router. Proceedings of the IEEE International Conference on Recent Trends in Electronics, Information and Communication Technology (RTEICT), Bengaluru, India.","DOI":"10.1109\/RTEICT.2016.7808019"},{"key":"ref_205","doi-asserted-by":"crossref","unstructured":"Jayan, G., and Pavitha, P.P. (2016, January 21\u201322). FPGA Implementation of an Efficient Router Architecture Based on DMC. Proceedings of the IEEE International Conference on Emerging Technological Trends in Computing, Communications and Electrical Engineering (ICETT), Sasthancotta, India.","DOI":"10.1109\/ICETT.2016.7873687"},{"key":"ref_206","doi-asserted-by":"crossref","unstructured":"Kashwan, K.R., and Selvaraj, G. (2014, January 6\u20138). Implementation and Performance Analyses of a Novel Optimized NoC Router. Proceedings of the International Conference for Convergence of Technology (I2CT), Pune, India.","DOI":"10.1109\/I2CT.2014.7092238"},{"key":"ref_207","doi-asserted-by":"crossref","first-page":"1796","DOI":"10.21817\/ijet\/2016\/v8i4\/160804415","article-title":"Implementation of input block of minimally buffered deflection NoC Router","volume":"8","author":"Shahane","year":"2016","journal-title":"Int. J. Eng. Technol."},{"key":"ref_208","unstructured":"Kamali, H.M., and Hessabi, S. (September, January 29). AdapNoC: A Fast and Flexible FPGA-based NoC Simulator. Proceedings of the 26th International Conference on Field-Programmable Logic and Applications (FPL), Lausanne, Switzerland."},{"key":"ref_209","first-page":"95","article-title":"Design and implementation of a network on chip-based simulator: A performance study","volume":"9","author":"Sanju","year":"2014","journal-title":"Int. J. Comput. Sci. Eng."},{"key":"ref_210","unstructured":"Killian, C., Tanougast, C., Monteiro, M., Diou, C., Dandache, A., and Jovanovic, S. (2010, January 17\u201319). Behavioral modeling and C-VHDL co-simulation of network on chip on FPGA for education. Proceedings of the 5th International Workshop on Reconfigurable Communication-Centric Systems on Chip 2010, ReCoSoC 2010, Karlsruhe, Germany."},{"key":"ref_211","doi-asserted-by":"crossref","first-page":"191","DOI":"10.1016\/0167-9260(94)90001-9","article-title":"A survey of da techniques for pld and fpga based systems","volume":"17","author":"Venkateswaran","year":"1994","journal-title":"Integr. VLSI J."},{"key":"ref_212","doi-asserted-by":"crossref","unstructured":"Lockwood, J., Naufel, N., Turner, J., and Taylor, D. (2001, January 11\u201313). Reprogrammable network packet processing on the Field Programmabl Port Extender (FPX). Proceedings of the 2001 ACM\/SIGDA 9th International Sysmposium on Field Programmable Gate Arrays (FPGA 2001), Monterrey, CA, USA.","DOI":"10.1145\/360276.360304"},{"key":"ref_213","unstructured":"Braun, F., Lockwood, J., and Waldvogel, M. (2001, January 22\u201324). Layered protocol wrappers for Internet packet processing in reconfigurable hardware. Proceedings of the HOT 9 Interconnects. Symposium on High Performance Interconnects, Stanford, CA, USA."},{"key":"ref_214","first-page":"988","article-title":"A polymorphic routing system providing flexible customization for service","volume":"44","author":"Zhang","year":"2016","journal-title":"Tien Tzu Hsueh Pao\/Acta Electron. Sin."},{"key":"ref_215","doi-asserted-by":"crossref","unstructured":"Kwon, A., Zhang, K., Lim, P., Pan, Y., Smith, J., and Dehon, A. (2014, January 10\u201312). RotoRouter: Router support for endpoint-authorized decentralized traffic filtering to prevent DoS attacks. Proceedings of the 2014 International Conference on Field-Programmable Technology (FPT), Shanghai, China.","DOI":"10.1109\/FPT.2014.7082774"},{"key":"ref_216","doi-asserted-by":"crossref","first-page":"364","DOI":"10.1109\/TE.2008.919664","article-title":"NetFPGA\u2014An open platform for teaching how to build gigabit-rate network switches and routers","volume":"51","author":"Gibb","year":"2008","journal-title":"IEEE Trans. Educ."},{"key":"ref_217","doi-asserted-by":"crossref","first-page":"850","DOI":"10.1109\/43.856973","article-title":"Distributed-memory parallel routing for field-programmable gate arrays","volume":"19","author":"Chan","year":"2000","journal-title":"IEEE Trans.-Comput.-Aided Des. Integr. Circuits Syst."},{"key":"ref_218","doi-asserted-by":"crossref","unstructured":"Moctar, Y.O.M., and Brisk, P. (2014, January 1\u20135). Parallel FPGA Routing based on the Operator Formulation. 51st ACM\/EDAC\/IEEE Design Automation Conference (DAC), San Francisco, CA, USA.","DOI":"10.1145\/2593069.2593177"},{"key":"ref_219","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1109\/TCAD.2011.2165715","article-title":"Accelerating FPGA Routing Through Parallelization and Engineering Enhancements Special Section on PAR-CAD 2010","volume":"31","author":"Gort","year":"2012","journal-title":"IEEE Trans.-Comput.-Aided Des. Integr. Circuits Syst."},{"key":"ref_220","unstructured":"Muthukaruppan, A., Suresh, S., and Kamakoti, V. (2002, January 16\u201318). A novel three phase parallel genetic approach to routing for field programmable gate arrays. Proceedings of the IEEE International Conference on Field-Programmable Technology (FPT), Hong Kong, China."},{"key":"ref_221","doi-asserted-by":"crossref","unstructured":"Fatima, K., and Rao, R. (2008, January 19\u201321). FPGA Implementation of a New Parallel Routing Algorithm. Proceedings of the IEEE Region 10 Conference (TENCON 2008), Hyderabad, India.","DOI":"10.1109\/TENCON.2008.4766842"},{"key":"ref_222","unstructured":"D\u2019Hollander, E.H., Stroobandt, D., and Touhafi, A. (2013, January 10\u201313). ParaFPGA 2013: Harnessing Programs, Power and Performance in Parallel FPGA applications. Proceedings of the International Conference on Parallel Programming (ParCo), Garching, Germany."},{"key":"ref_223","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1109\/98.788210","article-title":"Cognitive radio: making software radios more personal","volume":"6","author":"Mitola","year":"1999","journal-title":"IEEE Pers. Commun."},{"key":"ref_224","doi-asserted-by":"crossref","first-page":"541","DOI":"10.1109\/JETCAS.2013.2280810","article-title":"Survey and Analysis of Cyclostationary Signal Detector Implementations on FPGA","volume":"3","author":"Kosunen","year":"2013","journal-title":"IEEE J. Emerg. Sel. Top. Circuits Syst."},{"key":"ref_225","doi-asserted-by":"crossref","unstructured":"Srinu, S., and Sabat, S. (2010, January 7\u20139). FPGA implementation of spectrum sensing based on energy detection for cognitive radio. Proceedings of the 2010 IEEE International Conference on Communication Control and Computing Technologies, ICCCCT 2010, Tamil Nadu, India.","DOI":"10.1109\/ICCCCT.2010.5670540"},{"key":"ref_226","doi-asserted-by":"crossref","unstructured":"Chaitanya, G., Rajalakshmi, P., and Desai, U. (2012, January 22\u201325). Real time hardware implementable spectrum sensor for cognitive radio applications. Proceedings of the 2012 9th International Conference on Signal Processing and Communications, SPCOM 2012, Bangalore, India.","DOI":"10.1109\/SPCOM.2012.6290024"},{"key":"ref_227","doi-asserted-by":"crossref","unstructured":"Nguyen, T.T., Dang, K.L., Nguyen, H.V., and Nguyen, P.H. (2013, January 16\u201318). A Real-Time FPGA Implementation of Spectrum Sensing Applying for DVB-T Primary Signal. Proceedings of the International Conference on Advanced Technologies for Communications (ATC), Ho Chi Minh City, Vietnam.","DOI":"10.1109\/ATC.2013.6698098"},{"key":"ref_228","unstructured":"Wen, Z., Meng, Z., Wang, Q., Liu, L., Zou, J., and Wang, L. (2012, January 28\u201330). An FPGA real-time spectrum sensing for cognitive radio in very high throughput WLAN. Proceedings of the Joint International Conference on Pervasive Computing and the Networked World, ICPCA\/SWS 2012, Istanbul, Turkey."},{"key":"ref_229","doi-asserted-by":"crossref","unstructured":"Hanninen, T., Vartiainen, J., Juntti, M., and Raustia, M. (2010, January 7\u201310). Implementation of spectrum sensing on wireless open-access research platform. Proceedings of the 2010 3rd International Symposium on Applied Sciences in Biomedical and Communication Technologies, ISABEL 2010, Roma, Italy.","DOI":"10.1109\/ISABEL.2010.5702910"},{"key":"ref_230","doi-asserted-by":"crossref","unstructured":"Kyperountas, S., Shi, Q., Vallejo, A., and Correal, N. (2012, January 16\u201319). A MultiTaper Hardware Core for Spectrum Sensing. Proceedings of the IEEE International Symposium on Dynamic Spectrum Access Networks, Bellevue, WA, USA.","DOI":"10.1109\/DYSPAN.2012.6478114"},{"key":"ref_231","doi-asserted-by":"crossref","unstructured":"Recio, A., and Athanas, P. (2010, January 1\u20133). Physical Layer for Spectrum-Aware Reconfigurable OFDM on an FPGA. Proceedings of the 13th Euromicro Conference on Digital System Design on Architectures, Methods and Tools, Lille, France.","DOI":"10.1109\/DSD.2010.110"},{"key":"ref_232","doi-asserted-by":"crossref","unstructured":"Ishwerya, P., Geethu, S., and Lakshminarayanan, G. (2017, January 22\u201324). An Efficient Hybrid Spectrum Sensing Architecture on FPGA. Proceedings of the 2nd IEEE International Conference on Wireless Communications, Signal Processing and Networking (WiSPNET), Chennai, India.","DOI":"10.1109\/WiSPNET.2017.8299843"},{"key":"ref_233","doi-asserted-by":"crossref","unstructured":"Omara, M.O.S., Suratman, F.Y., and Astuti, R.P. (2017, January 28\u201329). An FPGA Testbed for Spectrum Sensing in Cognitive Radio. Proceedings of the IEEE Asia Pacific Conference on Wireless and Mobile (APWiMob), Bandung, Indonesia.","DOI":"10.1109\/APWiMob.2017.8283991"},{"key":"ref_234","doi-asserted-by":"crossref","first-page":"1183","DOI":"10.1109\/TVLSI.2018.2806624","article-title":"Efficient Spectrum Sensing for Aeronautical LDACS Using Low-Power Correlators","volume":"26","author":"Shreejith","year":"2018","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref_235","unstructured":"Sramek, P., Povalac, K., and Marsalek, R. (2010, January 26\u201328). Experimental evaluation of radio frequency spectrum sensing detectors in tv bands. Proceedings of the International Conference on Signal Processing and Multimedia Application (SIGMAP 2010), Athens, Greece."},{"key":"ref_236","doi-asserted-by":"crossref","unstructured":"Sunil, D., and Sabat, S. (2016, January 26\u201328). Spectrum sensing using envelope tracking and signal moment. Proceedings of the 2016 International Conference on Signal Processing and Communication, ICSC 2016, Noida, India.","DOI":"10.1109\/ICSPCom.2016.7980632"},{"key":"ref_237","doi-asserted-by":"crossref","unstructured":"Murty, M.S., and Shrestha, R. (2018, January 6\u201310). Hardware-Efficient and Wide-Band Frequency-Domain Energy Detector for Cognitive-Radio Wireless Network. Proceedings of the 31st International Conference on VLSI Design\/17th International Conference on Embedded Systems (VLSID & ES), Pune, India.","DOI":"10.1109\/VLSID.2018.76"},{"key":"ref_238","doi-asserted-by":"crossref","first-page":"424","DOI":"10.1109\/JPROC.2015.2396000","article-title":"Reconfigurable Antennas: Design and Applications","volume":"103","author":"Costantine","year":"2015","journal-title":"Proc. IEEE"},{"key":"ref_239","unstructured":"Manoj, S., and Kothari, A. (2015, January 15\u201317). Reconfigurable planar inverted F antenna for cognitive radio & mobile systems. Proceedings of the 2015 5th International Workshop on Computer Science and Engineering: Information Processing and Control Engineering, Moscow, Russia."},{"key":"ref_240","first-page":"1243","article-title":"Software defined adaptive codec for cognitive radio","volume":"8","author":"Raut","year":"2009","journal-title":"WSEAS Trans. Commun."},{"key":"ref_241","unstructured":"Bizaki, H.K. (2016). Beamforming in Wireless Networks. Towards 5G Wireless Networks, IntechOpen. Chapter 8."},{"key":"ref_242","doi-asserted-by":"crossref","unstructured":"Sengupta, A., Madanayake, A., Gomez-Garcia, R., and Engeberg, E.D. (2014, January 5\u20137). Wideband Aperture Array using RF Channelizers and Massively-Parallel Digital 2-D IIR Filterbank. Proceedings of the Conference on Radar Sensor Technology XVIII, Baltimore, MD, USA.","DOI":"10.1117\/12.2053050"},{"key":"ref_243","doi-asserted-by":"crossref","unstructured":"Seneviratne, V., Madanayake, A., and Bruton, L.T. (2016, January 5\u20136). A 480MHz ROACH-2 FPGA Realization of 2-Phase 2-D IIR Beam Filters for Digital RF Apertures. Proceedings of the Moratuwa Engineering Research Conference (MERCon), Moratuwa, Sri Lanka.","DOI":"10.1109\/MERCon.2016.7480126"},{"key":"ref_244","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1016\/j.compeleceng.2017.06.009","article-title":"An FPGA implementation of novel smart antenna algorithm in tracking systems for smart cities","volume":"65","author":"Thiripurasundari","year":"2018","journal-title":"Comput. Electr. Eng."},{"key":"ref_245","doi-asserted-by":"crossref","unstructured":"Kee, H., Bhattacharyya, S.S., Wong, I., and Rao, Y. (2010, January 10\u201319). FPGA-based design and implementation of the 3gpp-lte physical layer using parameterized synchronous dataflow techniques. Proceedings of the 2010 IEEE International Conference on Acoustics, Speech, and Signal Processing, Dallas, TX, USA.","DOI":"10.1109\/ICASSP.2010.5495504"},{"key":"ref_246","first-page":"592","article-title":"Multimode Reconfigurable digital sd modulator architecture for fractional-N PLLs","volume":"57","author":"Sleiman","year":"2010","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"ref_247","doi-asserted-by":"crossref","unstructured":"Abbas, S., Sheeba, P., and Thiruvengadam, S. (2011, January 3\u20135). Design of downlink PDSCH architecture for LTE using FPGA. Proceedings of the International Conference on Recent Trends in Information Technology, ICRTIT 2011, Chennai, India.","DOI":"10.1109\/ICRTIT.2011.5972424"},{"key":"ref_248","doi-asserted-by":"crossref","unstructured":"Abbas, S.S.A., Thiruvengadam, S.J., and Punitha, M. (2016, January 23\u201325). Realization of PDSCH Transmitter and Receiver Architecture for 3GPP-LTE Advanced. Proceedings of the IEEE International Conference on Wireless Communications, Signal Processing and Networking (WiSPNET), Chennai, India.","DOI":"10.1109\/WiSPNET.2016.7566077"},{"key":"ref_249","unstructured":"Syed, A.A.S., Geethu, K., and Thiruvengadam, S. (2012, January 15\u201316). Implementation of Physical Downlink Control Channel (PDCCH) for LTE using FPGA. Proceedings of the 2012 International Conference on Devices, Circuits and Systems, ICDCS 2012, Coimbatore, India."},{"key":"ref_250","unstructured":"Chen, F., Zheng, W., and Lv, N. (2014, January 20\u201321). FPGA implementation of PDCCH blind detection algorithm in TD-LTE. Proceedings of the 2014 International Conference on Materials Science and Computational Engineering, ICMSCE 2014, Qingdao, China."},{"key":"ref_251","doi-asserted-by":"crossref","unstructured":"Adiono, T., and Mareta, R. (2012, January 12\u201314). Low Latency Parallel-Pipelined Configurable FFT-IFFT 128\/256\/512\/1024\/2048 for LTE. Proceedings of the 4th International Conference on Intelligent and Advanced Systems (ICIAS) and A Conference of World Engineering, Science and Technology Congress (ESTCON), Kuala Lumpur, Malaysia.","DOI":"10.1109\/ICIAS.2012.6306117"},{"key":"ref_252","doi-asserted-by":"crossref","unstructured":"Nash, J.G. (2018). Distributed-Memory-Based FFT Architecture and FPGA Implementations. Electronics, 7.","DOI":"10.3390\/electronics7070116"},{"key":"ref_253","unstructured":"Ayhan, T., Dehaene, W., and Verhelst, M. (2014, January 1\u20135). A 128 similar to 2048\/1536 point fft hardware implementation with output pruning. Proceedings of the 22nd European Signal Processing Conference (EUSIPCO), Lisbon, Portugal."},{"key":"ref_254","doi-asserted-by":"crossref","unstructured":"Tran, M.T., Casseau, E., and Gautier, M. (2016, January 12\u201314). Demo abstract: FPGA-based implementation of a flexible FFT dedicated to LTE standard. Proceedings of the Conference on Design and Architectures for Signal and Image Processing (DASIP), Rennes, France.","DOI":"10.1109\/DASIP.2016.7853833"},{"key":"ref_255","doi-asserted-by":"crossref","first-page":"1668","DOI":"10.1109\/TVLSI.2011.2162112","article-title":"Scalable Packet Classification on FPGA","volume":"20","author":"Jiang","year":"2012","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref_256","doi-asserted-by":"crossref","unstructured":"Fong, J., Wang, X., Qi, Y., Li, J., and Jiang, W. (2012, January 22\u201324). ParaSplit: A scalable architecture on FPGA for Terabit packet classification. Proceedings of the 2012 IEEE 20th Annual Symposium on High-Performance Interconnects, HOTI 2012, Santa Clara, CA, USA.","DOI":"10.1109\/HOTI.2012.17"},{"key":"ref_257","doi-asserted-by":"crossref","unstructured":"Qi, Y., Fong, J., Jiang, W., Xu, B., Li, J., and Prasanna, V. (2010, January 8\u201310). Multi-dimensional packet classification on FPGA: 100 Gbps and beyond. Proceedings of the 2010 International Conference on Field-Programmable Technology, FPT\u201910, Beijing, China.","DOI":"10.1109\/FPT.2010.5681492"},{"key":"ref_258","doi-asserted-by":"crossref","first-page":"197","DOI":"10.1109\/TPDS.2015.2389239","article-title":"High-Performance and Dynamically Updatable Packet Classification Engine on FPGA","volume":"27","author":"Qu","year":"2016","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"ref_259","doi-asserted-by":"crossref","unstructured":"Jiang, W., and Prasanna, V.K. (2009, January 7\u20139). A FPGA-based Parallel Architecture for Scalable High-Speed Packet Classification. Proceedings of the 20th IEEE International Conference on Application-Specific Systems, Architectures and Processors, Boston, MA, USA.","DOI":"10.1109\/ASAP.2009.17"},{"key":"ref_260","doi-asserted-by":"crossref","unstructured":"Fiesslert, A., Hager, S., Scheuermannt, B., and Moore, A.W. (2016, January 17\u201318). HyPaFilter\u2014A Versatile Hybrid FPGA Packet Filter. Proceedings of the 12th ACM\/IEEE Symposium on Architectures for Networking and Communications Systems (ANCS), Santa Clara, CA, USA.","DOI":"10.1145\/2881025.2881033"},{"key":"ref_261","doi-asserted-by":"crossref","first-page":"3655","DOI":"10.1109\/TNET.2017.2749699","article-title":"HyPaFilter: Enhanced Hybrid Packet Filtering Using Hardware Assisted Classification and Header Space Analysis","volume":"25","author":"Fiessler","year":"2017","journal-title":"IEEE\/ACM Trans. Netw."},{"key":"ref_262","doi-asserted-by":"crossref","unstructured":"Antichi, G., Di Pietro, A., Giordano, S., Procissi, G., and Ficara, D. (2011, January 5\u20139). Design and Development of an OpenFlow Compliant Smart Gigabit Switch. Proceedings of the 54th Annual IEEE Global Telecommunications Conference (GLOBECOM), Houston, TX, USA.","DOI":"10.1109\/GLOCOM.2011.6133995"},{"key":"ref_263","unstructured":"Farahani, S. (2011). ZigBee Wireless Networks and Transceivers, Elsevier Science."},{"key":"ref_264","doi-asserted-by":"crossref","unstructured":"Deep, V., and Elarabi, T. (2017, January 16\u201318). Efficient IEEE 802.15.4 ZigBee standard hardware design for IoT applications. Proceedings of the 1st IEEE International Conference on Signals and Systems, ICSigSys 2017, Sanur, Indonesia.","DOI":"10.1109\/ICSIGSYS.2017.7967053"},{"key":"ref_265","doi-asserted-by":"crossref","unstructured":"Supare, V.P., Sayankar, B.B., and Agrawal, P. (2015, January 6\u20138). Design & Implementation of MQAM based IEEE 802.15.4\/ZigBee Tranceiver using HDL. Proceedings of the International Conference on Smart Technologies and Management for Computing, Communication, Controls, Energy and Materials (ICSTM), Chennai, India.","DOI":"10.1109\/ICSTM.2015.7225460"},{"key":"ref_266","unstructured":"Li, S., Li, W., and Zhu, J. (2009, January 6\u20138). A novel zigbee based high speed ad hoc communication network. Proceedings of the IEEE International Conference on Network Infrastructure and Digital Content, Beijing, China."},{"key":"ref_267","first-page":"135","article-title":"Implementation of a Verilog-based digital receiver for 2.4 GHZ Zigbee applications on FPGA","volume":"9","author":"Ahmad","year":"2014","journal-title":"J. Eng. Sci. Technol."},{"key":"ref_268","unstructured":"Mohana, P., and Radha, S. (2009, January 4\u20136). Realization of MAC Layer Functions of ZigBee Protocol Stack in FPGA. Proceedings of the International Conference on Control, Automation, Communication and Energy Conservation, Perundurai, India."},{"key":"ref_269","doi-asserted-by":"crossref","unstructured":"Ottoy, G., Hamelinckx, T., Preneel, B., De, S.L., and Goemaere, J.P. (2010, January 27\u201328). AES data encryption in a ZigBee network: Software or hardware?. Proceedings of the 2nd International ICST Conference on Security and Privacy in Mobile Information and Communication Systems, MobiSec 2010, Catania, Italy.","DOI":"10.1007\/978-3-642-17502-2_14"},{"key":"ref_270","doi-asserted-by":"crossref","first-page":"87","DOI":"10.1002\/sec.267","article-title":"On the choice of the appropriate AES data encryption method for ZigBee nodes","volume":"9","author":"Ottoy","year":"2016","journal-title":"Secur. Commun. Netw."},{"key":"ref_271","doi-asserted-by":"crossref","first-page":"471","DOI":"10.1007\/s11277-018-6031-8","article-title":"Parallel-Pipelined-Memory-Based Blowfish Design with Reduced FPGA Utilization for Secure ZigBee Real-Time Transmission","volume":"104","author":"Ahmad","year":"2019","journal-title":"Wirel. Pers. Commun."},{"key":"ref_272","doi-asserted-by":"crossref","unstructured":"Asif, S. (2018). 5G Mobile Communications: Concepts and Technologies, CRC Press.","DOI":"10.1201\/9780429466342"},{"key":"ref_273","unstructured":"Andrews, J., Ghosh, A., and Muhamed, R. (2011). Fundamentals of WiMAX: Understanding Broadband Wireless Networking, Prentice Hall Press."},{"key":"ref_274","doi-asserted-by":"crossref","unstructured":"Abba, S., Khan, W.A., Khan, T.A., and Ahmed, S. (2010, January 26\u201328). Implementation of OFDM Baseband Transmitter Compliant IEEE Std 802.16d on FPGA. Proceedings of the 2nd International Conference on Communication Software and Networks, Singapore.","DOI":"10.1109\/ICCSN.2010.83"},{"key":"ref_275","doi-asserted-by":"crossref","unstructured":"Hadiyoso, S., Astuti, R.P., and Hidayat, I. (2014, January 28\u201330). Design of an FPGA-Based OFDM-STBC Transceiver for WiMAX 802.16e Standard. Proceedings of the 2nd International Conference on Information and Communication Technology (ICoICT), Bandung, Indonesia.","DOI":"10.1109\/ICoICT.2014.6914090"},{"key":"ref_276","doi-asserted-by":"crossref","first-page":"107","DOI":"10.1007\/s10470-011-9764-9","article-title":"Implementation of an SDR platform using GPU and its application to a 2 x 2 MIMO WiMAX system","volume":"69","author":"Ahn","year":"2011","journal-title":"Analog. Integr. Circuits Signal Process."},{"key":"ref_277","doi-asserted-by":"crossref","unstructured":"Suarez-Casal, P., Carro-Lagoa, A., Garcia-Naya, J.A., and Castedo, L. (2010, January 1\u20133). A Multicore SDR Architecture for Reconfigurable WiMAX Downlink. Proceedings of the 13th Euromicro Conference on Digital System Design on Architectures, Methods and Tools, Lille, France.","DOI":"10.1109\/DSD.2010.108"},{"key":"ref_278","doi-asserted-by":"crossref","first-page":"283","DOI":"10.1007\/s11265-014-0890-3","article-title":"A Real-Time Implementation of the Mobile WiMAX ARQ and Physical Layer","volume":"78","author":"Castedo","year":"2015","journal-title":"J. Signal Process. Syst. Signal Image Video Technol."},{"key":"ref_279","doi-asserted-by":"crossref","unstructured":"Shaker, S., Elramly, S., and Shehata, K. (2009, January 19\u201322). FPGA implementation of a reconfigurable Viterbi decoder for WiMAX receiver. Proceedings of the 21th International Conference on Microelectronics, ICM 2009, Marrakech, Morocco.","DOI":"10.1109\/ICM.2009.5418636"},{"key":"ref_280","doi-asserted-by":"crossref","unstructured":"Nandula, S., Rao, Y.S., and Embanath, S.P. (2007, January 25\u201328). High speed area efficient configurable Viterbi decoder for WiFi and WiMAX systems. Proceedings of the International Conference on Intelligent and Advanced Systems, Kuala Lumpur, Malaysia.","DOI":"10.1109\/ICIAS.2007.4658614"},{"key":"ref_281","first-page":"150","article-title":"High Performance Viterbi Decoder on Cell\/BE","volume":"6","author":"Junjie","year":"2009","journal-title":"China Commun."},{"key":"ref_282","doi-asserted-by":"crossref","first-page":"5803","DOI":"10.1002\/sec.1737","article-title":"Software-defined networking (SDN): a survey","volume":"9","author":"Benzekki","year":"2016","journal-title":"Secur. Commun. Netw."},{"key":"ref_283","doi-asserted-by":"crossref","unstructured":"Lockwood, J.W., and Monga, M. (2015, January 26\u201328). Implementing ultra-low-latency datacenter services with programmable logic. Proceedings of the 2015 IEEE 23rd Annual Symposium on High-Performance Interconnects, Santa Clara, CA, USA.","DOI":"10.1109\/HOTI.2015.20"},{"key":"ref_284","doi-asserted-by":"crossref","first-page":"129","DOI":"10.1016\/j.comnet.2016.03.004","article-title":"Design and implementation of Software Defined Hardware Counters for SDN","volume":"102","author":"Zhao","year":"2016","journal-title":"Comput. Netw."},{"key":"ref_285","doi-asserted-by":"crossref","unstructured":"Antichi, G., Rotsos, C., and Moore, A. (2015, January 17\u201321). Enabling performance evaluation beyond 10 Gbps. Proceedings of the ACM Conference on Special Interest Group on Data Communication, SIGCOMM 2015, New York, NY, USA.","DOI":"10.1145\/2785956.2790036"},{"key":"ref_286","doi-asserted-by":"crossref","unstructured":"Pacifico, R., Goulart, P., Vieira, A., Vieira, M., and Nacif, J. (2016, January 7\u201310). Hardware Modules for Packet Interarrival Time Monitoring for Software Defined Measurements. Proceedings of the 41st IEEE Conference on Local Computer Networks, LCN 2016, Dubai, United Arab Emirates.","DOI":"10.1109\/LCN.2016.39"},{"key":"ref_287","doi-asserted-by":"crossref","unstructured":"Van, T.N., Bao, H., and Thinh, T. (2016, January 12\u201314). An anomaly-based intrusion detection architecture integrated on openflow switch. Proceedings of the 6th International Conference on Communication and Network Security, ICCNS 2016, New York, NY, USA.","DOI":"10.1145\/3017971.3017982"},{"key":"ref_288","doi-asserted-by":"crossref","unstructured":"Arap, O., Brown, G., Himebaugh, B., and Swany, M. (2014, January 25\u201329). Software Defined Multicasting for MPI Collective Operation Offloading with the NetFPGA. Proceedings of the 20th International Euro-Par Conference on Parallel Processing (Euro-Par), Porto, Portugal.","DOI":"10.1007\/978-3-319-09873-9_53"},{"key":"ref_289","doi-asserted-by":"crossref","unstructured":"Rotsos, C., Antichi, G., Bruyere, M., Owezarski, P., and Moore, A. (2014, January 1\u20133). An open testing framework for next-generation openflow switches. Proceedings of the 3rd European Workshop on Software-Defined Networks, EWSDN 2014, Washington, DC, USA.","DOI":"10.1109\/EWSDN.2014.12"},{"key":"ref_290","doi-asserted-by":"crossref","unstructured":"Park, T., Xu, Z., and Shin, S. (2018, January 20\u201324). HEX switch: Hardware-assisted security extensions of OpenFlow. Proceedings of the 1st Workshop on Security in Softwarized Networks: Prospects and Challenges, Budapest, Hungary.","DOI":"10.1145\/3229616.3229622"},{"key":"ref_291","doi-asserted-by":"crossref","first-page":"A84","DOI":"10.1364\/JOCN.11.000A84","article-title":"P4 Edge Node Enabling Stateful Traffic Engineering and Cyber Security","volume":"11","author":"Paolucci","year":"2019","journal-title":"J. Opt. Commun. Netw."},{"key":"ref_292","first-page":"129","article-title":"Research on data center network data plane model based on vector address","volume":"48","author":"Yu","year":"2016","journal-title":"Sichuan Daxue Xuebao (Gongcheng Kexue Ban)\/J. Sichuan Univ. (Eng. Sci. Ed.)"},{"key":"ref_293","doi-asserted-by":"crossref","first-page":"525","DOI":"10.4218\/etrij.17.0117.0174","article-title":"Separating VNF and network control for hardware-acceleration of SDN\/NFV architecture","volume":"39","author":"Duan","year":"2017","journal-title":"ETRI J."},{"key":"ref_294","doi-asserted-by":"crossref","unstructured":"Vieira, J., Malkowsky, S., Nieman, K., Miers, Z., Kundargi, N., Liu, L., Wong, I., Owall, V., Edfors, O., and Tufvesson, F. (2014, January 8\u201312). A flexible 100-antenna testbed for Massive MIMO. Proceedings of the IEEE Global Communications Conference (GLOBECOM), Austin, TX, USA.","DOI":"10.1109\/GLOCOMW.2014.7063446"},{"key":"ref_295","doi-asserted-by":"crossref","first-page":"9073","DOI":"10.1109\/ACCESS.2017.2705561","article-title":"The World\u2019s First Real-Time Testbed for Massive MIMO: Design, Implementation, and Validation","volume":"5","author":"Malkowsky","year":"2017","journal-title":"IEEE Access"},{"key":"ref_296","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1109\/TCSII.2015.2468926","article-title":"Low-Complexity Pipelined Architecture for FBMC\/OQAM Transmitter","volume":"63","author":"Nadal","year":"2016","journal-title":"IEEE Trans. Circuits Syst. -Express Briefs"},{"key":"ref_297","doi-asserted-by":"crossref","unstructured":"Danneberg, M., Michailow, N., Gaspar, I., Matthe, M., Zhang, D., Mendes, L.L., and Fettweis, G. (2015, January 25\u201328). Implementation of a 2 by 2 MIMO-GFDM Transceiver for Robust 5G Networks. Proceedings of the 12th International Symposium on Wireless Communication Systems (ISWCS), Brussels, Belgium.","DOI":"10.1109\/ISWCS.2015.7454336"},{"key":"ref_298","doi-asserted-by":"crossref","unstructured":"Ferreira, M., Ferreira, J., and Huebner, M. (2018, January 2\u20134). A parallel-pipelined OFDM baseband modulator with dynamic frequency scaling for 5G systems. Proceedings of the 14th International Symposium on Applied Reconfigurable Computing, ARC 2018, Santorini, Greece.","DOI":"10.1007\/978-3-319-78890-6_41"},{"key":"ref_299","doi-asserted-by":"crossref","unstructured":"Medjkouh, S., Nadal, J., Nour, C.A., and Baghdadi, A. (2017, January 3\u20135). Reduced Complexity FPGA Implementation for UF-OFDM Frequency Domain Transmitter. Proceedings of the IEEE International Workshop on Signal Processing Systems (SiPS), Lorient, France.","DOI":"10.1109\/SiPS.2017.8110013"},{"key":"ref_300","doi-asserted-by":"crossref","unstructured":"Haggui, H., Bellili, F., and Affes, S. (2017, January 8\u201313). FPGA Prototyping of a STAR-Based Time-Delay Estimator for 5G Radio Access. Proceedings of the IEEE 28th Annual International Symposium on Personal, Indoor, and Mobile Radio Communications (PIMRC), Montreal, QC, Canada.","DOI":"10.1109\/PIMRC.2017.8292616"},{"key":"ref_301","doi-asserted-by":"crossref","first-page":"172","DOI":"10.1364\/JOCN.9.000172","article-title":"5G Fronthaul-Latency and Jitter Studies of CPRI Over Ethernet","volume":"9","author":"Chitimalla","year":"2017","journal-title":"J. Opt. Commun. Netw."},{"key":"ref_302","doi-asserted-by":"crossref","unstructured":"Haroun, M.H., Cabedo-Fabres, M., Ayad, H., Jomaah, J., and Ferrando-Bataller, M. (2018, January 18\u201320). Direction of Arrival Estimation for LTE-Advanced and 5G in the Uplink. Proceedings of the IEEE Middle East and North Africa Communications Conference (MENACOMM), Jounieh, Lebanon.","DOI":"10.1109\/MENACOMM.2018.8371045"},{"key":"ref_303","first-page":"8","article-title":"Towards a more representative definition of cyber security","volume":"12","author":"Schatz","year":"2017","journal-title":"J. Digit. Forensics, Secur. Law"},{"key":"ref_304","unstructured":"Lee, P., and Anderson, T. (2012). Fault Tolerance: Principles and Practice, Springer. Dependable Computing and Fault-Tolerant Systems."},{"key":"ref_305","doi-asserted-by":"crossref","unstructured":"Perez, A., Suriano, L., Otero, A., and de la Torre, E. (2017, January 24\u201327). Dynamic Reconfiguration under RTEMS for Fault Mitigation and Functional Adaptation in SRAM-based SoPCs for Space Systems. Proceedings of the NASA\/ESA Conference on Adaptive Hardware and Systems (AHS), Pasadena, CA, USA.","DOI":"10.1109\/AHS.2017.8046357"},{"key":"ref_306","doi-asserted-by":"crossref","unstructured":"Perez Celis, J.A., de la Rosa Nieves, S., Romo Fuentes, C., Santillan Gutierrez, S.D., and Saenz-Otero, A. (2013, January 15\u201318). Methodology for designing highly reliable Fault Tolerance Space Systems based on COTS devices. Proceedings of the 7th Annual IEEE International Systems Conference (SysCon), Orlando, FL, USA.","DOI":"10.1109\/SysCon.2013.6549942"},{"key":"ref_307","doi-asserted-by":"crossref","first-page":"53","DOI":"10.1109\/JSYST.2014.2338212","article-title":"Simulation of Fault-Tolerant Space Systems Based on COTS Devices With GPSS","volume":"10","year":"2016","journal-title":"IEEE Syst. J."},{"key":"ref_308","unstructured":"Van Harten, L., Jordans, R., and Pourshaghaghi, H. (September, January 30). Necessity of Fault Tolerance Techniques in Xilinx Kintex 7 FPGA Devices for Space Missions: A Case Study. Proceedings of the 20th Euromicro Conference on Digital System Design (DSD), Vienna, Austria."},{"key":"ref_309","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1016\/j.micpro.2018.08.001","article-title":"Determining the necessity of fault tolerance techniques in FPGA devices for space missions","volume":"63","author":"Mousavi","year":"2018","journal-title":"Microprocess. Microsyst."},{"key":"ref_310","doi-asserted-by":"crossref","unstructured":"Frenkel, C., Legat, J.D., and Bol, D. (July, January 29). A Partial Reconfiguration-Based Scheme to Mitigate Multiple-Bit Upsets for FPGAs in Low-Cost Space Applications. Proceedings of the 2015 10th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), Bremen, Germany.","DOI":"10.1109\/ReCoSoC.2015.7238095"},{"key":"ref_311","unstructured":"Paulsson, K., Huebner, M., Jung, M., and Becker, J. (2006, January 2\u20133). Methods for run-time failure recognition and recovery in dynamic and partial reconfigurable systems based on xilinx Virtex-II pro FPGAs. Proceedings of the IEEE-Computer-Society Annual Symposium on VLSI, Karlsruhe, Germany."},{"key":"ref_312","doi-asserted-by":"crossref","unstructured":"Paulsson, K., Huebner, M., and Becker, J. (2006, January 15\u201318). Strategies to on-line failure recovery in self-adaptive systems based on dynamic and partial reconfiguration. Proceedings of the 1st NASA\/ESA Conference on Adaptive Hardware and Systems, Istanbul, Turkey.","DOI":"10.1109\/AHS.2006.67"},{"key":"ref_313","doi-asserted-by":"crossref","unstructured":"Podivinsky, J., Lojda, J., Cekan, O., and Kotasek, Z. (2018, January 29\u201331). Evaluation platform for testing fault tolerance properties: Soft-core processor-based experimental robot controller. Proceedings of the 21st Euromicro Conference on Digital System Design, Prague, Czech Republic.","DOI":"10.1109\/DSD.2018.00051"},{"key":"ref_314","unstructured":"Podivinsky, J., Lojda, J., Cekan, O., Panek, R., and Kotasek, Z. (September, January 30). Reliability Analysis and Improvement of FPGA-based Robot Controller. Proceedings of the 20th Euromicro Conference on Digital System Design (DSD), Vienna, Austria."},{"key":"ref_315","doi-asserted-by":"crossref","unstructured":"Perez, R. (2018). Handbook of Aerospace Electromagnetic Compatibility, Wiley.","DOI":"10.1002\/9781119082880"},{"key":"ref_316","doi-asserted-by":"crossref","first-page":"22","DOI":"10.4304\/jcp.1.1.22-30","article-title":"Hardening FPGA-based systems against SEUs: A new design methodology","volume":"1","author":"Sterpone","year":"2006","journal-title":"J. Comput."},{"key":"ref_317","unstructured":"Reddy, E., Chandrasekhar, V., Sashikanth, M., Kamakoti, V., and Vijaykrishnan, N. (2005, January 3\u20137). Detecting SEU-caused routing errors in SRAM-based FPGAs. Proceedings of the 18th International Conference on VLSI Design\/4th International Conference on Embedded Systems Design, Calcutta, India."},{"key":"ref_318","doi-asserted-by":"crossref","unstructured":"Ferlini, F., Da, S.F., Bezerra, E., and Lettnin, D. (2012, January 10\u201313). Non-intrusive fault tolerance in soft processors through circuit duplication. Proceedings of the 13th IEEE Latin American Test Workshop, LATW 2012, Quito, Ecuador.","DOI":"10.1109\/LATW.2012.6261264"},{"key":"ref_319","doi-asserted-by":"crossref","unstructured":"Sterpone, L. (2009, January 16\u201318). Timing Driven Placement for Fault Tolerant Circuits Implemented on SRAM-Based FPGAs. Proceedings of the 5th International Workshop on Applied Reconfigurable Computing, Karlsruhe, Germany.","DOI":"10.1007\/978-3-642-00641-8_11"},{"key":"ref_320","unstructured":"Lima, F., Carmichael, C., Fabula, J., Padovani, R., and Reis, R. (2001, January 10\u201314). A fault injection analysis of Virtex FPGA TMR design methodology. Proceedings of the 6th European Conference on Radiation and Its Effects on Components and Systems, Grenoble, France."},{"key":"ref_321","doi-asserted-by":"crossref","first-page":"965","DOI":"10.1109\/TNS.2007.904080","article-title":"A new partial reconfiguration-based fault-injection system to evaluate SEU effects in SRAM-Based FPGAs","volume":"54","author":"Sterpone","year":"2007","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_322","doi-asserted-by":"crossref","first-page":"261","DOI":"10.1023\/A:1015079004512","article-title":"An FPGA-based approach for speeding-up fault injection campaigns on safety-critical circuits","volume":"18","author":"Civera","year":"2002","journal-title":"J. Electron.-Test.-Theory Appl."},{"key":"ref_323","doi-asserted-by":"crossref","first-page":"53","DOI":"10.1016\/j.ress.2017.09.028","article-title":"SEU emulation in industrial SoCs combining microprocessor and FPGA","volume":"170","author":"Villalta","year":"2018","journal-title":"Reliab. Eng. Syst. Saf."},{"key":"ref_324","doi-asserted-by":"crossref","first-page":"696","DOI":"10.1109\/JESTPE.2018.2794339","article-title":"Hardware-in-the-Loop Fault Injection for Traction Control System","volume":"6","author":"Yang","year":"2018","journal-title":"IEEE J. Emerg. Sel. Top. Power Electron."},{"key":"ref_325","doi-asserted-by":"crossref","unstructured":"Goubin, L., and Matsui, M. (2006). High-Resolution Side-Channel Attack Using Phase-Based Waveform Matching. Cryptographic Hardware and Embedded Systems\u2014CHES 2006, Springer.","DOI":"10.1007\/11894063"},{"key":"ref_326","doi-asserted-by":"crossref","unstructured":"Moradi, A., Barenghi, A., Kasper, T., and Paar, C. (2011, January 17\u201321). On the vulnerability of FPGA bitstream encryption against power analysis attacks: Extracting keys from Xilinx Virtex-II FPGAs. Proceedings of the 18th ACM Conference on Computer and Communications Security, CCS\u201911, Chicago, IL, USA.","DOI":"10.1145\/2046707.2046722"},{"key":"ref_327","doi-asserted-by":"crossref","first-page":"383","DOI":"10.1109\/JPROC.2005.862437","article-title":"An overview of power analysis attacks against field programmable gate arrays","volume":"94","author":"Standaert","year":"2006","journal-title":"Proc. IEEE"},{"key":"ref_328","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1504\/IJITST.2012.045161","article-title":"Differential power analysis: A serious threat for FPGA security","volume":"4","author":"Masoumi","year":"2012","journal-title":"Int. J. Internet Technol. Secur. Trans."},{"key":"ref_329","doi-asserted-by":"crossref","first-page":"1798","DOI":"10.1109\/TCSI.2010.2103190","article-title":"Petrel: Power and Timing Attack Resistant Elliptic Curve Scalar Multiplier Based on Programmable GF(p) Arithmetic Unit","volume":"58","author":"Ghosh","year":"2011","journal-title":"IEEE Trans. Circuits Syst. -Regul. Pap."},{"key":"ref_330","doi-asserted-by":"crossref","unstructured":"Bayrak, A.G., Velickovic, N., Ienne, P., and Burleson, W. (2012). An Architecture-Independent Instruction Shuffler to Protect against Side-Channel Attacks. ACM Trans. Archit. Code Optim., 8.","DOI":"10.1145\/2086696.2086699"},{"key":"ref_331","doi-asserted-by":"crossref","unstructured":"Sasdrich, P., and Gueneysu, T. (2015). Implementing Curve25519 for Side-Channel-Protected Elliptic Curve Cryptography. ACM Trans. Archit. Code Optim., 9.","DOI":"10.1145\/2700834"},{"key":"ref_332","doi-asserted-by":"crossref","first-page":"124","DOI":"10.1109\/TC.2011.225","article-title":"Using Virtual Secure Circuit to Protect Embedded Software from Side-Channel Attacks","volume":"62","author":"Chen","year":"2013","journal-title":"IEEE Trans. Comput."},{"key":"ref_333","doi-asserted-by":"crossref","first-page":"60","DOI":"10.1109\/TETC.2015.2407832","article-title":"Cost-Effective Design Strategies for Securing Embedded Processors","volume":"4","author":"Bruguier","year":"2016","journal-title":"IEEE Trans. Emerg. Top. Comput."},{"key":"ref_334","doi-asserted-by":"crossref","unstructured":"Bogdanov, A., Moradi, A., and Yalcin, T. (2012, January 5\u20137). Efficient and Side-Channel Resistant Authenticated Encryption of FPGA Bitstreams. Proceedings of the International Conference on Reconfigurable Computing and FPGAs (ReConFig), Cancun, Mexico.","DOI":"10.1109\/ReConFig.2012.6416743"},{"key":"ref_335","doi-asserted-by":"crossref","first-page":"107","DOI":"10.1007\/s10836-016-5632-y","article-title":"Golden-Free Hardware Trojan Detection with High Sensitivity Under Process Noise","volume":"33","author":"Hoque","year":"2017","journal-title":"J. Electron.-Test.-Theory Appl."},{"key":"ref_336","doi-asserted-by":"crossref","unstructured":"Wang, S., Dong, X., Sun, K., Cui, Q., Li, D., and He, C. (2016, January 13\u201315). Hardware Trojan Detection Based on ELM Neural Network. Proceedings of the 1st IEEE International Conference on Computer Communication and the Internet (ICCCI), Wuhan, China.","DOI":"10.1109\/CCI.2016.7778952"},{"key":"ref_337","first-page":"7","article-title":"Hardware Trojan detection technology based on factor analysis under process variation","volume":"46","author":"Zhao","year":"2018","journal-title":"Huazhong Keji Daxue Xuebao (Ziran Kexue Ban)\/J. Huazhong Univ. Sci. Technol. (Nat. Sci. Ed.)"},{"key":"ref_338","doi-asserted-by":"crossref","unstructured":"Wachsmann, C., and Sadeghi, A. (2014). Physically Unclonable Functions (PUFs): Applications, Models, and Future Directions, Morgan & Claypool Publishers. Synthesis Lectures on Information Security, Privacy, and Trust.","DOI":"10.1007\/978-3-031-02344-6"},{"key":"ref_339","doi-asserted-by":"crossref","first-page":"375","DOI":"10.1007\/s00145-010-9088-4","article-title":"Improved Ring Oscillator PUF: An FPGA-friendly Secure Primitive","volume":"24","author":"Maiti","year":"2011","journal-title":"J. Cryptol."},{"key":"ref_340","doi-asserted-by":"crossref","unstructured":"Eiroa, S., and Baturone, I. (2011, January 12\u201314). An analysis of ring oscillator PUF behavior on FPGAs. Proceedings of the 2011 International Conference on Field-Programmable Technology, FPT 2011, New Delhi, India.","DOI":"10.1109\/FPT.2011.6132673"},{"key":"ref_341","doi-asserted-by":"crossref","unstructured":"Kodytek, F., and Lorencz, R. (2015, January 22\u201324). A Design of Ring Oscillator Based PUF on FPGA. Proceedings of the 18th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems, Belgrade, Serbia.","DOI":"10.1109\/DDECS.2015.21"},{"key":"ref_342","doi-asserted-by":"crossref","first-page":"55","DOI":"10.1016\/j.micpro.2016.02.005","article-title":"Improved ring oscillator PUF on FPGA and its properties","volume":"47","author":"Kodytek","year":"2016","journal-title":"Microprocess. Microsyst."},{"key":"ref_343","doi-asserted-by":"crossref","unstructured":"Lee, S., Oh, M.K., Kang, Y., and Choi, D. (2018, January 17\u201319). Implementing a phase detection ring oscillator PUF on FPGA. Proceedings of the 9th International Conference on Information and Communication Technology Convergence, ICTC 2018, Jeju Island, Korea.","DOI":"10.1109\/ICTC.2018.8539624"},{"key":"ref_344","doi-asserted-by":"crossref","unstructured":"Hussain, S.U., Yellapantula, S., Majzoobi, M., and Koushanfar, F. (2014, January 2\u20136). BIST-PUF: Online, Hardware-based Evaluation of Physically Unclonable Circuit Identifiers. Proceedings of the 33rd IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), San Jose, CA, USA.","DOI":"10.1109\/ICCAD.2014.7001347"},{"key":"ref_345","doi-asserted-by":"crossref","unstructured":"Komurcu, G., and Dundar, G. (2012, January 17\u201320). Determining the Quality Metrics for PUFs and Performance Evaluation of Two RO-PUFs. Proceedings of the 10th IEEE International New Circuits and Systems Conference (NEWCAS), Montreal, QC, Canada.","DOI":"10.1109\/NEWCAS.2012.6328959"},{"key":"ref_346","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1109\/TMSCS.2016.2519902","article-title":"A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators","volume":"2","author":"Hussain","year":"2016","journal-title":"IEEE Trans.-Multi-Scale Comput. Syst."},{"key":"ref_347","doi-asserted-by":"crossref","unstructured":"Cherif, Z., Danger, J.L., Lozac\u2019h, F., Mathieu, Y., and Bossuet, L. (2013, January 23\u201324). Evaluation of delay PUFs on CMOS 65 nm technology: ASIC vs FPGA. Proceedings of the 2nd International Workshop on Hardware and Architectural Support for Security and Privacy, HASP 2013, Tel-Aviv, Israel.","DOI":"10.1145\/2487726.2487730"},{"key":"ref_348","doi-asserted-by":"crossref","first-page":"200","DOI":"10.1147\/rd.62.0200","article-title":"The Use of Triple-Modular Redundancy to Improve Computer Reliability","volume":"6","author":"Lyons","year":"1962","journal-title":"IBM J. Res. Dev."},{"key":"ref_349","doi-asserted-by":"crossref","first-page":"2065","DOI":"10.1109\/TNS.2007.910871","article-title":"A comparison of TMR with alternative fault-tolerant design techniques for FPGAs","volume":"54","author":"Morgan","year":"2007","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_350","doi-asserted-by":"crossref","unstructured":"Manuzzato, A., Gerardin, S., Paccagnella, A., Sterpone, L., and Violante, M. (2007, January 10\u201314). Effectiveness of TMR-based techniques to mitigate alpha-induced SEU accumulation in commercial SRAM-based FPGAs. Proceedings of the 9th European Conference on Radiation and Its Effects on Components and Systems, Deauville, France.","DOI":"10.1109\/RADECS.2007.5205499"},{"key":"ref_351","doi-asserted-by":"crossref","unstructured":"Alkady, G.I., AbdelKader, A., Daoud, R.M., Amer, H.H., El-Araby, N.A., and Abdelhalim, M.B. (2016, January 21\u201322). Integration of Multiple Fault-Tolerant Techniques for FPGA-Based NCS Nodes. Proceedings of the 11th International Conference on Computer Engineering and Systems (ICCES), Cairo, Egypt.","DOI":"10.1109\/ICCES.2016.7822018"},{"key":"ref_352","doi-asserted-by":"crossref","unstructured":"Anjankar, S.C., Kolte, M.T., Pund, A., Kolte, P., Kumar, A., Mankar, P., and Ambhore, K. (2016, January 26\u201327). FPGA Based Multiple Fault Tolerant and Recoverable Technique Using Triple Modular Redundancy (FRTMR). Proceedings of the 7th International Conference on Communication, Computing and Virtualization (ICCCV), Mumbai, India.","DOI":"10.1016\/j.procs.2016.03.109"},{"key":"ref_353","doi-asserted-by":"crossref","first-page":"627","DOI":"10.1007\/s10836-011-5245-4","article-title":"Reliability Limits of TMR Implemented in a SRAM-based FPGA: Heavy Ion Measures vs. Fault Injection Predictions","volume":"27","author":"Foucard","year":"2011","journal-title":"J. Electron.-Test.-Theory Appl."},{"key":"ref_354","doi-asserted-by":"crossref","unstructured":"Anjankar, S., Pund, A., Junghare, R., and Zalke, J. (2017, January 25\u201327). Real-time FPGA-based fault tolerant and recoverable technique for arithmetic design using functional triple modular redundancy (FRTMR). Proceedings of the 2nd International Conference on Computational Intelligence and Informatics, ICCII 2017, Telangana, India.","DOI":"10.1007\/978-981-10-8228-3_45"},{"key":"ref_355","doi-asserted-by":"crossref","unstructured":"Sterpone, L., and Boragno, L. (2017, January 3\u20135). Analysis of Radiation-induced Cross Domain Errors in TMR Architectures on SRAM-based FPGAs. Proceedings of the 23rd IEEE International Symposium on On-Line Testing and Robust System Design (IOLTS), Thessaloniki, Greece.","DOI":"10.1109\/IOLTS.2017.8046214"},{"key":"ref_356","doi-asserted-by":"crossref","unstructured":"Abramowicz, H., Abusleme, A., Afanaciev, K., Aguilar, J., Alvarez, E., Avila, D., Benhammou, Y., Bortko, L., Borysov, O., and Bergholz, M. (2015). Performance of fully instrumented detector planes of the forward calorimeter of a Linear Collider detector. J. Instrum., 10.","DOI":"10.1088\/1748-0221\/10\/05\/P05009"},{"key":"ref_357","doi-asserted-by":"crossref","unstructured":"Pastika, N.J. (2016). Performance of the prototype readout system for the CMS endcap hadron calorimeter upgrade. J. Instrum., 11.","DOI":"10.1088\/1748-0221\/11\/03\/C03020"},{"key":"ref_358","doi-asserted-by":"crossref","unstructured":"Rost, A., Galatyuk, T., Koenig, W., Michel, J., Pietraszko, J., Skott, P., and Traxler, M. (2017). A flexible FPGA based QDC and TDC for the HADES and the CBM calorimeters. J. Instrum., 12.","DOI":"10.1088\/1748-0221\/12\/02\/C02047"},{"key":"ref_359","doi-asserted-by":"crossref","unstructured":"Arnold, L., Beaumont, W., Cussans, D., Newbold, D., Ryder, N., and Weber, A. (2017). The SoLid anti- neutrino detector\u2019s readout system. J. Instrum., 12.","DOI":"10.1088\/1748-0221\/12\/02\/C02012"},{"key":"ref_360","doi-asserted-by":"crossref","unstructured":"Calvo, D., and Real, D. (2015). High resolution time to digital converter for the KM3NeT neutrino telescope. J. Instrum., 10.","DOI":"10.1088\/1748-0221\/10\/01\/C01015"},{"key":"ref_361","doi-asserted-by":"crossref","unstructured":"Visser, J., van Beuzekom, M., Boterenbrood, H., van der Heijden, B., Munoz, J.I., Kulis, S., Munneke, B., and Schreuder, F. (2015). SPIDR: a read-out system for Medipix3 & Timepix3. J. Instrum., 10.","DOI":"10.1088\/1748-0221\/10\/12\/C12028"},{"key":"ref_362","doi-asserted-by":"crossref","unstructured":"Cachemiche, J.P., Duval, P.Y., Hachon, F., Le Gac, R., and Marin, F. (2010). Study for the LHCb upgrade read-out board. J. Instrum., 5.","DOI":"10.1088\/1748-0221\/5\/12\/C12036"},{"key":"ref_363","doi-asserted-by":"crossref","unstructured":"Kolotouros, D.M., Baron, S., Soos, C., and Vasey, F. (2015). A TTC upgrade proposal using bidirectional 10G-PON FTTH technology. J. Instrum., 10.","DOI":"10.1088\/1748-0221\/10\/04\/C04001"},{"key":"ref_364","doi-asserted-by":"crossref","unstructured":"Deng, B., He, M., Chen, J., Guo, D., Hou, S., Li, X., Liu, C., Teng, P.K., Xiang, A.C., and You, Y. (2014). A line code with quick-resynchronization capability and low latency for the optical data links of LHC experiments. J. Instrum., 9.","DOI":"10.1088\/1748-0221\/9\/07\/P07020"},{"key":"ref_365","doi-asserted-by":"crossref","unstructured":"Muschter, S., Aakerstedt, H., Anderson, K., Bohm, C., Oreglia, M., and Tang, F. (2014). Development of a digital readout board for the ATLAS Tile Calorimeter upgrade demonstrator. J. Instrum., 9.","DOI":"10.1088\/1748-0221\/9\/01\/C01001"},{"key":"ref_366","doi-asserted-by":"crossref","first-page":"85","DOI":"10.1109\/TVLSI.2009.2031651","article-title":"A Lightweight High-Performance Fault Detection Scheme for the Advanced Encryption Standard Using Composite Fields","volume":"19","year":"2011","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref_367","doi-asserted-by":"crossref","first-page":"1988","DOI":"10.1109\/TPWRD.2011.2141157","article-title":"A Hybrid Framework for Fault Detection, Classification, and Location-Part I: Concept, Structure, and Methodology","volume":"26","author":"Jiang","year":"2011","journal-title":"IEEE Trans. Power Deliv."},{"key":"ref_368","doi-asserted-by":"crossref","first-page":"1343","DOI":"10.1109\/TII.2012.2209665","article-title":"FPGA-Based Fast Detection With Reduced Sensor Count for a Fault-Tolerant Three-Phase Converter","volume":"9","author":"Shahbazi","year":"2013","journal-title":"IEEE Trans. Ind. Inform."},{"key":"ref_369","doi-asserted-by":"crossref","first-page":"2054","DOI":"10.1109\/TIE.2014.2354591","article-title":"Adding Inverter Fault Detection to Model-Based Predictive Control for Flying-Capacitor Inverters","volume":"62","author":"Druant","year":"2015","journal-title":"IEEE Trans. Ind. Electron."},{"key":"ref_370","doi-asserted-by":"crossref","unstructured":"Bajard, J.C., Eynard, J., and Gandino, F. (2013, January 7\u201310). Fault Detection in RNS Montgomery Modular Multiplication. Proceedings of the 21st IEEE Symposium on Computer Arithmetic (ARITH), Austin, TX, USA.","DOI":"10.1109\/ARITH.2013.31"},{"key":"ref_371","doi-asserted-by":"crossref","unstructured":"Shahbazi, M., Zolghadri, M., Poure, P., and Saadate, S. (2011, January 16\u201317). Fast detection of open-switch faults with reduced sensor count for a fault-tolerant three-phase converter. Proceedings of the 2011 2nd Power Electronics, Drive Systems and Technologies Conference, PEDSTC 2011, Tehran, Iran.","DOI":"10.1109\/PEDSTC.2011.5742479"},{"key":"ref_372","doi-asserted-by":"crossref","first-page":"501","DOI":"10.1016\/j.renene.2016.01.036","article-title":"A novel fault diagnosis technique for photovoltaic systems based on artificial Neural Networks","volume":"90","author":"Chine","year":"2016","journal-title":"Renew. Energy"},{"key":"ref_373","doi-asserted-by":"crossref","first-page":"4136","DOI":"10.1109\/TIE.2012.2224078","article-title":"Open- and Short-Circuit Switch Fault Diagnosis for Nonisolated DC-DC Converters Using Field Programmable Gate Array","volume":"60","author":"Shahbazi","year":"2013","journal-title":"IEEE Trans. Ind. Electron."},{"key":"ref_374","doi-asserted-by":"crossref","first-page":"1284","DOI":"10.1109\/TVLSI.2004.837989","article-title":"Online BIST and BIST-based diagnosis of FPGA logic blocks","volume":"12","author":"Abramovici","year":"2004","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref_375","doi-asserted-by":"crossref","first-page":"1775","DOI":"10.1109\/TVLSI.2010.2056941","article-title":"High Resolution Application Specific Fault Diagnosis of FPGAs","volume":"19","author":"Tahoori","year":"2011","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref_376","doi-asserted-by":"crossref","first-page":"1528","DOI":"10.1109\/TVLSI.2016.2633412","article-title":"Fault Diagnosis Schemes for Low-Energy Block Cipher Midori Benchmarked on FPGA","volume":"25","author":"Aghaie","year":"2017","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref_377","first-page":"245","article-title":"FPGA-Based Implementation of an Intelligent Fault Diagnosis Method for Photovoltaic Arrays","volume":"35","author":"Chine","year":"2018","journal-title":"Artif. Intell. Renew. Energetic Syst. Smart Sustain. Energy Syst."},{"key":"ref_378","doi-asserted-by":"crossref","first-page":"251","DOI":"10.1109\/TBC.2008.2012359","article-title":"High-Throughput QC-LDPC Decoders","volume":"55","author":"Jiang","year":"2009","journal-title":"IEEE Trans. Broadcast."},{"key":"ref_379","doi-asserted-by":"crossref","unstructured":"Park, J.W., Sunwoo, M.H., Kim, P.S., and Chang, D.I. (2008, January 24\u201325). Low Complexity Soft-Decision Demapper for High Order Modulation of DVB-S2 system. Proceedings of the International SoC Design Conference 2008, Busan, Korea.","DOI":"10.1109\/SOCDC.2008.4815678"},{"key":"ref_380","doi-asserted-by":"crossref","unstructured":"Gao, B., Xiao, Z., Zhang, C., Su, L., Jin, D., and Zeng, L. (2011, January 21\u201323). Performance comparison of channel coding for 60GHz SC-PHY and a multigigabit Viterbi decoder. Proceedings of the 2011 International Conference on Computational Problem-Solving, ICCP 2011, Chengdu, China.","DOI":"10.1109\/ICCPS.2011.6092169"},{"key":"ref_381","unstructured":"Zhao, H., and Zhang, H. (2017, January 14\u201316). Design and FPGA Implementation of a Quasi-Cyclic LDPC Decoder. Proceedings of the 6th International Conference on Communications, Signal Processing, and Systems (ICCSPS), Harbin, China."},{"key":"ref_382","doi-asserted-by":"crossref","first-page":"1118","DOI":"10.1109\/TMAG.2006.888607","article-title":"Quasi-cyclic LDPC codes for the magnetic recording channel: Code design and VLSI implementation","volume":"43","author":"Zhong","year":"2007","journal-title":"IEEE Trans. Magn."},{"key":"ref_383","doi-asserted-by":"crossref","first-page":"226","DOI":"10.1109\/TMAG.2005.861744","article-title":"Field programmable gate array (FPGA) for iterative code evaluation","volume":"42","author":"Sun","year":"2006","journal-title":"IEEE Trans. Magn."},{"key":"ref_384","first-page":"34047","article-title":"An FPGA implementation of onchip UART testing with BIST techniques","volume":"10","author":"Bala","year":"2015","journal-title":"Int. J. Appl. Eng. Res."},{"key":"ref_385","doi-asserted-by":"crossref","unstructured":"Charan, N., and Kishore, K. (2016). Recognization of delay faults in cluster based FPGA using BIST. Indian J. Sci. Technol., 9.","DOI":"10.17485\/ijst\/2016\/v9i28\/92389"},{"key":"ref_386","doi-asserted-by":"crossref","first-page":"161","DOI":"10.1007\/s10836-005-4631-1","article-title":"An efficient BIST architecture for delay faults in the logic cells of symmetrical SRAM-based FPGAs","volume":"22","author":"Girard","year":"2006","journal-title":"J. Electron.-Test.-Theory Appl."},{"key":"ref_387","doi-asserted-by":"crossref","unstructured":"Pundir, A., and Sharma, O. (2017, January 23\u201324). Fault tolerant reconfigurable hardware design using BIST on SRAM: A review. Proceedings of the 2017 International Conference on Intelligent Computing and Control, I2C2 2017, Coimbatore, India.","DOI":"10.1109\/I2C2.2017.8321907"},{"key":"ref_388","doi-asserted-by":"crossref","unstructured":"Panwar, A., Kumar, S., and Singh, J. (2017, January 19\u201320). FPGA based design of hierarchical self-Test for surveillance system. Proceedings of the 2nd IEEE International Conference on Recent Trends in Electronics, Information and Communication Technology, RTEICT 2017, Bangalore, India.","DOI":"10.1109\/RTEICT.2017.8256627"},{"key":"ref_389","doi-asserted-by":"crossref","first-page":"127","DOI":"10.1016\/j.sysarc.2006.09.006","article-title":"Multi-mode operator for SHA-2 hash functions","volume":"53","author":"Glabb","year":"2007","journal-title":"J. Syst. Archit."},{"key":"ref_390","doi-asserted-by":"crossref","first-page":"827","DOI":"10.1109\/TVLSI.2011.2128353","article-title":"Fair and Consistent Hardware Evaluation of Fourteen Round Two SHA-3 Candidates","volume":"20","author":"Knezevic","year":"2012","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref_391","doi-asserted-by":"crossref","first-page":"179","DOI":"10.1007\/s11227-006-5682-5","article-title":"High-speed FPGA implementation of secure hash algorithm for IPSec and VPN applications","volume":"37","author":"Kakarountas","year":"2006","journal-title":"J. Supercomput."},{"key":"ref_392","doi-asserted-by":"crossref","first-page":"750","DOI":"10.1016\/j.micpro.2012.06.007","article-title":"FPGA-based implementation alternatives for the inner loop of the Secure Hash Algorithm SHA-256","volume":"37","author":"Cumplido","year":"2013","journal-title":"Microprocess. Microsyst."},{"key":"ref_393","unstructured":"Kim, J.W., Lee, H.U., and Won, Y. (2012, January 4\u20136). Design for high throughput SHA-1 hash function on FPGA. Proceedings of the 4th International Conference on Ubiquitous and Future Networks, ICUFN 2012, Phuket, Thailand."},{"key":"ref_394","first-page":"361","article-title":"High frequency implementation of cryptographic hash function Keccak-512 on FPGA devices","volume":"10","author":"El","year":"2018","journal-title":"Int. J. Inf. Comput. Secur."},{"key":"ref_395","doi-asserted-by":"crossref","unstructured":"Anand, P.A., and Bajarangbali, D. (2016, January 16\u201318). Design of High Speed CRC Algorithm for Ethernet on FPGA Using Reduced Lookup Table Algorithm. Proceedings of the IEEE Annual India Conference (INDICON), Bangalore, India.","DOI":"10.1109\/INDICON.2016.7839009"},{"key":"ref_396","first-page":"2244","article-title":"Study on CRC parallel algorithm and its implementation in FPGA","volume":"28","author":"Bi","year":"2007","journal-title":"Yi Qi Yi Biao Xue Bao\/Chin. J. Sci. Instrum."},{"key":"ref_397","doi-asserted-by":"crossref","unstructured":"Zhang, B. (2012, January 17\u201318). A Parallel CRC Algorithm Based on Symbolic Polynomial; SPRINGER-VERLAG BERLIN. Proceedings of the Conference on Electronic Commerce, Web Application and Communication, Wuhan, China.","DOI":"10.1007\/978-3-642-28658-2_88"},{"key":"ref_398","first-page":"321","article-title":"Cyclic Redundancy Checking (CRC) Accelerator for Embedded Processor Datapaths","volume":"8","author":"Buzdar","year":"2017","journal-title":"Int. J. Adv. Comput. Sci. Appl."},{"key":"ref_399","doi-asserted-by":"crossref","unstructured":"Weaver, N., Paxson, V., and Gonzalez, J.M. (2007, January 18\u201320). The Shunt: An FPGA-Based Accelerator for Network Intrusion Prevention. Proceedings of the 15th ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, Monterey, CA, USA.","DOI":"10.1145\/1216919.1216952"},{"key":"ref_400","unstructured":"Gonzalez, J., Paxson, V., and Weaver, N. (November, January 29). Shunting: A hardware\/software architecture for flexible, high-performance network intrusion prevention. Proceedings of the 14th ACM Conference on Computer and Communications Security, CCS\u201907, Alexandria, VA, USA."},{"key":"ref_401","doi-asserted-by":"crossref","first-page":"94","DOI":"10.1109\/LES.2012.2218630","article-title":"Hardware-assisted detection of malicious software in embedded systems","volume":"4","author":"Rahmatian","year":"2012","journal-title":"IEEE Embed. Syst. Lett."},{"key":"ref_402","doi-asserted-by":"crossref","first-page":"289","DOI":"10.1109\/TDSC.2006.44","article-title":"Automatic synthesis of efficient intrusion detection systems on FPGAs","volume":"3","author":"Baker","year":"2006","journal-title":"IEEE Trans. Dependable Secur. Comput."},{"key":"ref_403","doi-asserted-by":"crossref","first-page":"403","DOI":"10.1080\/00207210600566083","article-title":"An FPGA-based network intrusion detection system with on-chip network interfaces","volume":"93","author":"Clark","year":"2006","journal-title":"Int. J. Electron."},{"key":"ref_404","doi-asserted-by":"crossref","unstructured":"Rehak, M., Pechoucek, M., Bartos, K., Grill, M., Celeda, P., and Krmicek, V. (2008). CAMNEP: An intrusion detection system for high-speed networks. Prog. Inform., 65\u201374.","DOI":"10.2201\/NiiPi.2008.5.7"},{"key":"ref_405","doi-asserted-by":"crossref","unstructured":"Katz, J., and Lindell, Y. (2014). Introduction to Modern Cryptography, Second Edition, Hall\/CRC Cryptography and Network Security Series, Taylor & Francis.","DOI":"10.1201\/b17668"},{"key":"ref_406","doi-asserted-by":"crossref","unstructured":"Jarvinen, K., Tommiska, M., and Skytta, J. (2003, January 23\u201325). A fully pipelined memoryless 17.8 Gbps AES-128 encryptor. Proceedings of the ACM\/SIGDA 11th ACM International Symposium on Field Programmable Gate Arrays, Monterey, CA, USA.","DOI":"10.1145\/611817.611848"},{"key":"ref_407","doi-asserted-by":"crossref","unstructured":"Qu, S., Shou, G., Hu, Y., Guo, Z., and Qian, Z. (2009, January 16\u201317). High Throughput, Pipelined Implementation of AES on FPGA. Proceedings of the 1st International Symposium on Information Engineering and Electronic Commerce, Ternopil, Ukraine.","DOI":"10.1109\/IEEC.2009.120"},{"key":"ref_408","doi-asserted-by":"crossref","unstructured":"Gielata, A., Russek, P., and Wiatr, K. (2008, January 14\u201317). AES hardware implementation in FPGA for algorithm acceleration purpose. Proceedings of the International Conference on Signals and Electronic Systems (ICSES 2008), Cracow, Poland.","DOI":"10.1109\/ICSES.2008.4673377"},{"key":"ref_409","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1007\/s13389-011-0002-2","article-title":"Utilizing hard cores of modern FPGA devices for high-performance cryptography","volume":"1","author":"Guneysu","year":"2011","journal-title":"J. Cryptogr. Eng."},{"key":"ref_410","doi-asserted-by":"crossref","first-page":"1014","DOI":"10.1016\/j.mejo.2014.05.004","article-title":"FPGA based fast and high-throughput 2-slow retiming 128-bit AES encryption algorithm","volume":"45","author":"Farashahi","year":"2014","journal-title":"Microelectron. J."},{"key":"ref_411","first-page":"165","article-title":"Design of low hardware-cost AES","volume":"31","author":"Chen","year":"2005","journal-title":"Jisuanji Gongcheng\/Comput. Eng."},{"key":"ref_412","doi-asserted-by":"crossref","first-page":"1477","DOI":"10.1109\/TCSI.2006.875179","article-title":"Very small FPGA application-specific instruction processor for AES","volume":"53","author":"Good","year":"2006","journal-title":"IEEE Trans. Circuits Syst. I-Regul. Pap."},{"key":"ref_413","doi-asserted-by":"crossref","unstructured":"Dehbaoui, A., Dutertre, J.M., Robisson, B., and Tria, A. (2012, January 9). Electromagnetic Transient Faults Injection on a hardware and a software implementations of AES. Proceedings of the 9th International Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC), Leuven, Belgum.","DOI":"10.1109\/FDTC.2012.15"},{"key":"ref_414","doi-asserted-by":"crossref","first-page":"247","DOI":"10.1007\/s00145-010-9083-9","article-title":"Glitch and Laser Fault Attacks onto a Secure AES Implementation on a SRAM-Based FPGA","volume":"24","author":"Canivet","year":"2011","journal-title":"J. Cryptol."},{"key":"ref_415","doi-asserted-by":"crossref","unstructured":"Pahlevanzadeh, H., Dofe, J., and Yu, Q. (2016, January 25\u201328). Assessing CPA Resistance of AES with Different Fault Tolerance Mechanisms. Proceedings of the 21st Asia and South Pacific Design Automation Conference (ASP-DAC), Macao, China.","DOI":"10.1109\/ASPDAC.2016.7428087"},{"key":"ref_416","doi-asserted-by":"crossref","first-page":"611","DOI":"10.1007\/s10836-016-5598-9","article-title":"A Comprehensive FPGA-Based Assessment on Fault-Resistant AES against Correlation Power Analysis Attack","volume":"32","author":"Dofe","year":"2016","journal-title":"J. Electron.-Test.-Theory Appl."},{"key":"ref_417","doi-asserted-by":"crossref","unstructured":"Bos, J.W., Halderman, J.A., Heninger, N., Moore, J., Naehrig, M., and Wustrow, E. (2014, January 3\u20137). Elliptic curve cryptography in practice. Proceedings of the International Conference on Financial Cryptography and Data Security, Christ Church, Barbados.","DOI":"10.1007\/978-3-662-45472-5_11"},{"key":"ref_418","doi-asserted-by":"crossref","first-page":"2330","DOI":"10.1109\/TVLSI.2012.2230410","article-title":"Novel Architecture for Efficient FPGA Implementation of Elliptic Curve Cryptographic Processor Over GF(2(163))","volume":"21","author":"Mahdizadeh","year":"2013","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref_419","doi-asserted-by":"crossref","first-page":"773","DOI":"10.1109\/TC.2016.2623609","article-title":"Elliptic Curve Cryptography with Efficiently Computable Endomorphisms and Its Hardware Implementations for the Internet of Things","volume":"66","author":"Liu","year":"2017","journal-title":"IEEE Trans. Comput."},{"key":"ref_420","doi-asserted-by":"crossref","first-page":"233","DOI":"10.1007\/s11265-009-0376-x","article-title":"Efficient FPGA Implementation of a Programmable Architecture for GF(p) Elliptic Curve Crypto Computations","volume":"59","author":"Tawalbeh","year":"2010","journal-title":"J. Signal Process. Syst. Signal Image Video Technol."},{"key":"ref_421","doi-asserted-by":"crossref","unstructured":"Khan, Z.U.A., and Benaissa, M. (2015, January 2\u20134). High Speed ECC Implementation on FPGA over GF(2(m)). Proceedings of the 25th International Conference on Field Programmable Logic and Applications, London, UK.","DOI":"10.1109\/FPL.2015.7293951"},{"key":"ref_422","doi-asserted-by":"crossref","first-page":"1027","DOI":"10.1007\/s00034-016-0336-1","article-title":"Highly Parallel Modular Multiplier for Elliptic Curve Cryptography in Residue Number System","volume":"36","author":"Asif","year":"2017","journal-title":"Circuits Syst. Signal Process."},{"key":"ref_423","doi-asserted-by":"crossref","unstructured":"Nyberg, K. (1998). A new public-key cryptosystem as secure as factoring. Advances in Cryptology\u2014EUROCRYPT\u201998, Springer.","DOI":"10.1007\/BFb0054112"},{"key":"ref_424","doi-asserted-by":"crossref","unstructured":"Daly, A., and Marnane, W. (2002, January 24\u201326). Efficient architectures for implementing montgomery modular multiplication and RSA modular exponentiation on reconfigurable logic. Proceedings of the FPGA 2002: Tenth ACM International Symposium on Field-Programmable Gate Arrays, Monterey, CA, USA.","DOI":"10.1145\/503048.503055"},{"key":"ref_425","doi-asserted-by":"crossref","unstructured":"Issad, M., Boudraa, B., Anane, M., and Anane, N. (2014). Software\/hardware co-design of modular exponentiation for efficient rsa cryptosystem. J. Circuits Syst. Comput., 23.","DOI":"10.1142\/S0218126614500327"},{"key":"ref_426","unstructured":"Bai, X., Jiang, L., Dai, Q., Yang, J., and Tan, J. (2017, January 3\u20137). Acceleration of RSA Processes based on Hybrid ARM-FPGA Cluster. Proceedings of the IEEE Symposium on Computers and Communications (ISCC), Heraklion, Greece."},{"key":"ref_427","doi-asserted-by":"crossref","unstructured":"Bayam, K.A., and Ors, B. (2010). Differential power analysis resistant hardware implementation of the RSA cryptosystem. Turk. J. Electr. Eng. Comput. Sci., 18.","DOI":"10.3906\/elk-0904-4"},{"key":"ref_428","first-page":"1","article-title":"Design and implementation of a side-channel resistant and low power RSA processor","volume":"56","author":"Ren","year":"2016","journal-title":"Qinghua Daxue Xuebao\/J. Tsinghua Univ."},{"key":"ref_429","unstructured":"Liu, Z., Xia, L., Jing, J., and Liu, P. (2011, January 18\u201321). A tiny RSA coprocessor based on optimized systolic montgomery architecture. Proceedings of the International Conference on Security and Cryptography (SECRYPT), Seville, Seville, Spain."},{"key":"ref_430","doi-asserted-by":"crossref","unstructured":"George, D., and Bonifus, P.L. (2013, January 19\u201321). RSA Encryption System Using Encoded Multiplier and Vedic Mathematics. Proceedings of the International Conference on Advanced Computing and Communication Systems (ICACCS), Coimbatore, India.","DOI":"10.1109\/ICACCS.2013.6938727"},{"key":"ref_431","doi-asserted-by":"crossref","unstructured":"Chakraborty, D., Raha, P., Bhattacharya, A., and Dutta, R. (2013, January 4\u20136). Speed optimization of a FPGA based modified Viterbi Decoder. Proceedings of the 3rd International Conference on Computer Communication and Informatics (ICCCI), Coimbatore, India.","DOI":"10.1109\/ICCCI.2013.6466245"},{"key":"ref_432","doi-asserted-by":"crossref","unstructured":"Vestias, M., Neto, H., and Sarmento, H. (2012, January 5\u20138). Design of high-speed viterbi decoders on virtex-6 FPGAs. Proceedings of the 15th Euromicro Conference on Digital System Design, DSD 2012, Cesme, Izmir.","DOI":"10.1109\/DSD.2012.42"},{"key":"ref_433","doi-asserted-by":"crossref","unstructured":"Garcia-Bosque, M., Perez, A., Sanchez-Azqueta, C., and Celma, S. (2017). Application of a MEMS-Based TRNG in a Chaotic Stream Cipher. Sensors, 17.","DOI":"10.3390\/s17030646"},{"key":"ref_434","doi-asserted-by":"crossref","first-page":"371","DOI":"10.1109\/TCSII.2017.2715659","article-title":"Secure and Lightweight Compressive Sensing Using Stream Cipher","volume":"65","author":"Pudi","year":"2018","journal-title":"IEEE Trans. Circuits Syst. -Express Briefs"},{"key":"ref_435","doi-asserted-by":"crossref","unstructured":"Perez-Resa, A., Garcia-Bosque, M., Sanchez-Azqueta, C., and Celma, S. (2018, January 25\u201328). Chaos-Based Stream Cipher for Gigabit Ethernet. Proceedings of the 9th IEEE Latin American Symposium on Circuits and Systems (LASCAS), Puerto Vallarta, Mexico.","DOI":"10.1109\/LASCAS.2018.8399958"},{"key":"ref_436","doi-asserted-by":"crossref","unstructured":"Perez-Resa, A., Garcia-Bosque, M., Sanchez-Azqueta, C., and Celma, S. (2018, January 27\u201330). Using a Chaotic Cipher to Encrypt Ethernet Traffic. Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), Florence, Italy.","DOI":"10.1109\/ISCAS.2018.8351203"},{"key":"ref_437","doi-asserted-by":"crossref","first-page":"2200","DOI":"10.1002\/sec.1479","article-title":"Modeling and optimization of the lightweight HIGHT block cipher design with FPGA implementation","volume":"9","author":"Mohd","year":"2016","journal-title":"Secur. Commun. Netw."},{"key":"ref_438","doi-asserted-by":"crossref","unstructured":"Kolay, S., and Mukhopadhyay, D. (2014, January 18\u201322). Khudra: A New Lightweight Block Cipher for FPGAs. Proceedings of the 4th International Conference on Security, Privacy, and Applied Cryptography Engineering (SPACE), Pune, India.","DOI":"10.1007\/978-3-319-12060-7_9"},{"key":"ref_439","doi-asserted-by":"crossref","first-page":"510","DOI":"10.1016\/j.future.2017.03.025","article-title":"Hardware design and modeling of lightweight block ciphers for secure communications","volume":"83","author":"Mohd","year":"2018","journal-title":"Future Gener. Comput.-Syst.- Int. J. Escience"},{"key":"ref_440","doi-asserted-by":"crossref","first-page":"1498","DOI":"10.1109\/TC.2008.80","article-title":"Cryptanalysis with COPACOBANA","volume":"57","author":"Gueneysu","year":"2008","journal-title":"IEEE Trans. Comput."},{"key":"ref_441","doi-asserted-by":"crossref","first-page":"473","DOI":"10.1109\/TC.2003.1190588","article-title":"Efficient uses of FPGAs for implementations of DES and its experimental linear cryptanalysis","volume":"52","author":"Rouvroy","year":"2003","journal-title":"IEEE Trans. Comput."},{"key":"ref_442","doi-asserted-by":"crossref","unstructured":"Zodpe, H.D., Wani, P.W., and Mehta, R.R. (2012, January 4\u20137). Design and Implementation of Algorithm for DES Cryptanalysis. Proceedings of the 12th International Conference on Hybrid Intelligent Systems (HIS), Pune, India.","DOI":"10.1109\/HIS.2012.6421347"},{"key":"ref_443","doi-asserted-by":"crossref","unstructured":"Taherkhani, S., Ever, E., and Gemikonakli, O. (July, January 29). Implementation of non-pipelined and pipelined Data Encryption Standard (DES) using Xilinx Virtex-6 FPGA technology. Proceedings of the 2010 10th IEEE International Conference on Computer and Information Technology, Bradford, UK.","DOI":"10.1109\/CIT.2010.227"},{"key":"ref_444","first-page":"267","article-title":"SSTL Based Power Efficient Implementation of DES Security Algorithm on 28nm FPGA","volume":"9","author":"Pandey","year":"2015","journal-title":"Int. J. Secur. Its Appl."},{"key":"ref_445","doi-asserted-by":"crossref","unstructured":"Abdelwahab, M.M. (2015, January 7\u20139). High performance FPGA implementation of Data Encryption Standard. Proceedings of the International Conference on Computing, Control, Networking, Electronics and Embedded Systems Engineering (ICCNEEE), Khartoum, Sudan.","DOI":"10.1109\/ICCNEEE.2015.7381424"},{"key":"ref_446","first-page":"298","article-title":"High throughput FPGA implementation of data encryption standard with time variable sub-keys","volume":"6","author":"Oukili","year":"2016","journal-title":"Int. J. Electr. Comput. Eng."},{"key":"ref_447","doi-asserted-by":"crossref","unstructured":"Pieprzyk, J. (2010). Topics in Cryptology. LNCS Sublibrary: Security and Cryptology, Proceeding of the CT-RSA 2010: The 10th Cryptographers\u2019 Track at the RSA Conference 2010, San Francisco, CA, USA, 1\u20135 March 2010, Springer. Proceedings.","DOI":"10.1007\/978-3-642-11925-5"},{"key":"ref_448","doi-asserted-by":"crossref","unstructured":"Gaj, K., Homsirikamol, E., and Rogawski, M. (2010, January 17\u201320). Fair and Comprehensive Methodology for Comparing Hardware Performance of Fourteen Round Two SHA-3 Candidates Using FPGAs. Proceedings of the 12th International Workshop on Cryptographic Hardware and Embedded Systems (CHES 2010), Santa Barbara, CA, USA.","DOI":"10.1007\/978-3-642-15031-9_18"},{"key":"ref_449","doi-asserted-by":"crossref","unstructured":"Jungk, B., and Apfelbeck, J. (December, January 30). Area-efficient FPGA implementations of the SHA-3 finalists. Proceedings of the 2011 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2011, Cancun, Mexico.","DOI":"10.1109\/ReConFig.2011.16"},{"key":"ref_450","doi-asserted-by":"crossref","unstructured":"Homsirikamol, E., Rogawski, M., and Gaj, K. (October, January 28). Throughput vs. Area Trade-offs in High-Speed Architectures of Five Round 3 SHA-3 Candidates Implemented Using Xilinx and Altera FPGAs. Proceedings of the 13th International Workshop on Cryptographic Hardware and Embedded Systems (CHES 2011), Nara, Japan.","DOI":"10.1007\/978-3-642-23951-9_32"},{"key":"ref_451","doi-asserted-by":"crossref","unstructured":"Kobayashi, K., Ikegami, J., Knezevic, M., Guo, E., Matsuo, S., Huang, S., Nazhandali, L., Kocabas, U., Fan, J., and Satoh, A. (2010, January 13\u201314). Prototyping platform for performance evaluation of SHA-3 candidates. Proceedings of the 2010 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2010, Anaheim, CA, USA.","DOI":"10.1109\/HST.2010.5513111"},{"key":"ref_452","doi-asserted-by":"crossref","unstructured":"Akin, A., Aysu, A., Ulusel, O., and Savas, E. (2010, January 7\u201311). Efficient hardware implementations of high throughput SHA-3 candidates Keccak, Luffa and Blue Midnight Wish for single-and multi-message hashing. Proceedings of the 3rd International Conference on Security of Information and Networks, SIN 2010, Taganrog, Russia.","DOI":"10.1145\/1854099.1854135"},{"key":"ref_453","doi-asserted-by":"crossref","unstructured":"Kaps, J.P., Yalla, P., Surapathi, K.K., Habib, B., Vadlamudi, S., Gurung, S., and Pham, J. (2011, January 11\u201314). Lightweight Implementations of SHA-3 Candidates on FPGAs. Proceedings of the 12th International Conference on Cryptology in India, Chennai, India.","DOI":"10.1007\/978-3-642-25578-6_20"},{"key":"ref_454","doi-asserted-by":"crossref","unstructured":"Johansson, T., and Nguyen, P. (2013). Advances in Cryptology EUROCRYPT 2013: 32nd Annual International Conference on the Theory and Applications of Cryptographic Techniques, Athens, Greece, 26\u201330 May 2013, Proceedings, Springer. Lecture Notes in Computer Science.","DOI":"10.1007\/978-3-642-38348-9"},{"key":"ref_455","doi-asserted-by":"crossref","unstructured":"Honda, T., Guntur, H., and Satoh, A. (2014, January 7\u201310). FPGA Implementation of New Standard Hash Function Keccak. Proceedings of the 3rd IEEE Global Conference on Consumer Electronics (GCCE), Tokyo, Japan.","DOI":"10.1109\/GCCE.2014.7031105"},{"key":"ref_456","doi-asserted-by":"crossref","unstructured":"Athanasiou, G.S., Makkas, G.P., and Theodoridis, G. (2014, January 21\u201323). High throughput pipelined fpga implementation of the new sha-3 cryptographic hash algorithm. Proceedings of the 6th International Symposium on Communications, Control and Signal Processing (ISCCSP), Athens, Greece.","DOI":"10.1109\/ISCCSP.2014.6877931"},{"key":"ref_457","doi-asserted-by":"crossref","unstructured":"Rao, M., Newe, T., and Grout, I. (2014, January 2\u20134). Secure hash algorithm-3(SHA-3) implementation on Xilinx FPGAS, suitable for IoT applications. Proceedings of the 8th International Conference on Sensing Technology, ICST 2014, Liverpool, UK.","DOI":"10.21307\/ijssis-2019-018"},{"key":"ref_458","doi-asserted-by":"crossref","unstructured":"Ioannou, L., Michail, H.E., and Voyiatzis, A.G. (2015, January 14\u201318). High Performance Pipelined FPGA Implementation of the SHA-3 Hash Algorithm. Proceedings of the 4th Mediterranean Conference on Embedded Computing (MECO), Budva, Montenegro.","DOI":"10.1109\/MECO.2015.7181868"},{"key":"ref_459","doi-asserted-by":"crossref","unstructured":"Kahri, F., Mestiri, H., Bouallegue, B., and Machhout, M. (2016). High Speed FPGA Implementation of Cryptographic KECCAK Hash Function Crypto-Processor. J. Circuits Syst. Comput., 25.","DOI":"10.1142\/S0218126616500262"},{"key":"ref_460","doi-asserted-by":"crossref","first-page":"40128","DOI":"10.1109\/ACCESS.2018.2855408","article-title":"Compact Hardware Implementation of a SHA-3 Core for Wireless Body Sensor Networks","volume":"6","author":"Yang","year":"2018","journal-title":"IEEE Access"},{"key":"ref_461","doi-asserted-by":"crossref","unstructured":"Davies, D.W. (1991). Perfect nonlinear S-boxes. Advances in Cryptology\u2014EUROCRYPT \u201991, Springer.","DOI":"10.1007\/3-540-46416-6"},{"key":"ref_462","doi-asserted-by":"crossref","first-page":"1151","DOI":"10.1109\/TVLSI.2011.2141693","article-title":"Construction of Optimum Composite Field Architecture for Compact High-Throughput AES S-Boxes","volume":"20","author":"Wong","year":"2012","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref_463","unstructured":"Iyer, N.C., Anandmohan, P.V., Poornaiah, D.V., and Kulkarni, V.D. (September, January 15). High throughput, low cost, fully pipelined architecture for AES crypto chip. Proceedings of the Annual IEEE India Conference, New Delhi, India."},{"key":"ref_464","first-page":"494","article-title":"High throughput FPGA implementation of Advanced Encryption Standard algorithm","volume":"15","author":"Oukili","year":"2017","journal-title":"Telkomnika Telecommun. Comput. Electron. Control."},{"key":"ref_465","doi-asserted-by":"crossref","first-page":"603","DOI":"10.1142\/S0218126607003873","article-title":"Memory efficient implementation of AES S-BOXES on FPGA","volume":"16","author":"Aziz","year":"2007","journal-title":"J. Circuits Syst. Comput."},{"key":"ref_466","unstructured":"Rais, M.H., and Qasim, S.M. (July, January 30). Resource Efficient Implementation of S-Box Based on Reduced Residue of Prime Numbers using Virtex-5 FPGA. Proceedings of the World Congress on Engineering (WCE 2010), London, UK."},{"key":"ref_467","doi-asserted-by":"crossref","unstructured":"Nadjia, A., and Mohamed, A. (2015, January 13\u201315). Efficient Implementation of AES S-box in LUT-6 FPGAs. Proceedings of the 2015 4th International Conference on Electrical Engineering (ICEE), Boumerdes, Algeria.","DOI":"10.1109\/INTEE.2015.7416679"},{"key":"ref_468","doi-asserted-by":"crossref","unstructured":"Prathiba, A., and Bhaaskaran, V.S.K. (2018). Lightweight S-Box Architecture for Secure Internet of Things. Information, 9.","DOI":"10.3390\/info9010013"},{"key":"ref_469","doi-asserted-by":"crossref","unstructured":"Kumar, S., Sharma, V.K., and Mahapatra, K.K. (2013, January 20\u201322). Low Latency VLSI Architecture of S-box for AES Encryption. Proceedings of the IEEE International Conference on Circuits, Power and Computing Technologies (ICCPCT), Kumaracoil, India.","DOI":"10.1109\/ICCPCT.2013.6528906"},{"key":"ref_470","doi-asserted-by":"crossref","unstructured":"Tay, J.J., Wong, M.M., and Hijazin, I. (2014, January 1\u20134). Compact and Low Power AES Block Cipher Using Lightweight Key Expansion Mechanism and Optimal Number of S-Boxes. Proceedings of the International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS), Sawarak, Malaysia.","DOI":"10.1109\/ISPACS.2014.7024435"},{"key":"ref_471","unstructured":"Prasad, H., Kandpal, J., Sharma, D., and Verma, G. (2016, January 16\u201318). Design of Low Power and Secure Implementation of SBOX for AES. Proceedings of the 3rd International Conference on Computing for Sustainable Global Development (INDIACom), New Delhi, India."},{"key":"ref_472","first-page":"40535","article-title":"Design and implementation of low power multistage AES S box","volume":"10","author":"Rajasekar","year":"2015","journal-title":"Int. J. Appl. Eng. Res."},{"key":"ref_473","doi-asserted-by":"crossref","first-page":"2410","DOI":"10.1109\/TIE.2014.2356439","article-title":"Neuromorphic Hardware System for Visual Pattern Recognition With Memristor Array and CMOS Neuron","volume":"62","author":"Chu","year":"2015","journal-title":"IEEE Trans. Ind. Electron."},{"key":"ref_474","doi-asserted-by":"crossref","unstructured":"Salvador, R., Terleira, C., Moreno, F., and Riesgo, T. (2009, January 4\u20136). Approach to an FPGA embedded, autonomous object recognition system: run-time learning and adaptation. Proceedings of the Conference on VLSI Circuits and Systems IV, Dresden, Germany.","DOI":"10.1117\/12.821687"},{"key":"ref_475","first-page":"245","article-title":"A hybrid BCI (brain-computer interface) based on multi-mode EEG for words typing and mouse control","volume":"34","author":"Xie","year":"2016","journal-title":"Xibei Gongye Daxue Xuebao\/J. Northwestern Polytech. Univ."},{"key":"ref_476","first-page":"81","article-title":"Rapid pattern recognition of fault current for HTS three-phase saturated iron core fault current limiter","volume":"24","author":"He","year":"2009","journal-title":"Diangong Jishu Xuebao\/Trans. China Electrotech. Soc."},{"key":"ref_477","doi-asserted-by":"crossref","first-page":"115","DOI":"10.1002\/pip.950","article-title":"FPGA-based implementation of a real time photovoltaic module simulator","volume":"18","author":"Mekki","year":"2010","journal-title":"Prog. Photovoltaics"},{"key":"ref_478","doi-asserted-by":"crossref","unstructured":"Mellit, A., Mekki, H., and Shaari, S. (2008, January 11\u201316). FPGA-Based Neural network for simulation of photovoltaic array: application for estimating the output power generation. Proceedings of the 33rd IEEE Photovoltaic Specialists Conference, San Diego, CA, USA.","DOI":"10.1109\/PVSC.2008.4922514"},{"key":"ref_479","first-page":"471","article-title":"Implementation of a MPPT neural controller for photovoltaic systems on FPGA circuit","volume":"9","author":"Khaldi","year":"2014","journal-title":"WSEAS Trans. Power Syst."},{"key":"ref_480","unstructured":"Choong, M.S.F., Reaz, M.B.I., and Mohd-Yasin, F. (August, January 31). FPGA realization of power quality disturbance detection: An approach with wavelet, ANN and fuzzy logic. Proceedings of the International Joint Conference on Neural Networks, IJCNN 2005, Montreal, QC, Canada."},{"key":"ref_481","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1080\/15325000600815431","article-title":"Prototyping of wavelet transform, artificial neural network and fuzzy logic for power quality disturbance classifier","volume":"35","author":"Reaz","year":"2007","journal-title":"Electr. Power Components Syst."},{"key":"ref_482","doi-asserted-by":"crossref","unstructured":"Quintal, G., Sanchez, E.N., Alanis, A.Y., and Arana-Daniel, N.G. (2015, January 17\u201320). Real-time FPGA Decentralized Inverse Optimal Neural Control for a Shrimp Robot. Proceedings of the 10th System of Systems Engineering Conference (SoSE), San Antonio, TX, USA.","DOI":"10.1109\/SYSOSE.2015.7151922"},{"key":"ref_483","unstructured":"De, L.F.M., Echanobe, J., Del, C.I., Susperregui, L., and Maurtua, I. (September, January 30). Hardware implementation of a neural-network recognition module for visual servoing in a mobile robot. Proceedings of the 21st International Workshop on Database and Expert Systems Applications, DEXA 2010, Bilbao, Spain."},{"key":"ref_484","doi-asserted-by":"crossref","first-page":"2797","DOI":"10.1109\/TIM.2009.2016301","article-title":"A Modular Agent Architecture for an Autonomous Robot","volume":"58","author":"Hwang","year":"2009","journal-title":"IEEE Trans. Instrum. Meas."},{"key":"ref_485","doi-asserted-by":"crossref","unstructured":"Khalil-Hani, M., Nambiar, V., and Marsono, M. (2012, January 15\u201317). GA-based parameter tuning in finger-vein biometric embedded systems for information security. Proceedings of the 2012 1st IEEE International Conference on Communications in China, ICCC 2012, Beijing, China.","DOI":"10.1109\/ICCChina.2012.6356884"},{"key":"ref_486","doi-asserted-by":"crossref","unstructured":"Asami, K., Hagiwara, H., and Komori, M. (2012, January 2\u20135). Visual navigation system based on evolutionary computation on FPGA for patrol service robot. Proceedings of the 1st IEEE Global Conference on Consumer Electronics, GCCE 2012, Tokyo, Japan.","DOI":"10.1109\/GCCE.2012.6379607"},{"key":"ref_487","doi-asserted-by":"crossref","first-page":"72","DOI":"10.1504\/IJCVR.2015.067154","article-title":"Power and quality-aware image processing soft-resilience using online multi-objective GAs","volume":"5","author":"Imran","year":"2015","journal-title":"Int. J. Comput. Vis. Robot."},{"key":"ref_488","doi-asserted-by":"crossref","unstructured":"PrasadaKumari, K.S., and Kumar, S.V. (2016, January 22\u201323). Design and Simulation of Evolvable Hardware for Image Processing. Proceedings of the International Conference on Micro-Electronics and Telecommunication Engineering (ICMETE), Ghaziabad, India.","DOI":"10.1109\/ICMETE.2016.53"},{"key":"ref_489","doi-asserted-by":"crossref","first-page":"861","DOI":"10.1016\/j.sysarc.2007.02.004","article-title":"Static scheduling techniques for dependent tasks on dynamically reconfigurable devices","volume":"53","author":"Qu","year":"2007","journal-title":"J. Syst. Archit."},{"key":"ref_490","doi-asserted-by":"crossref","unstructured":"Bogdanski, M., Lewis, P., Becker, T., and Yao, X. (July, January 30). Improving scheduling techniques in heterogeneous systems with dynamic, on-line optimisations. Proceedings of the 5th International Conference on Complex, Intelligent and Software Intensive Systems, CISIS 2011, Seoul, Korea.","DOI":"10.1109\/CISIS.2011.81"},{"key":"ref_491","unstructured":"Abdallah, F., Tanougast, C., Kacem, I., Diou, C., and Singer, D. (2016, January 29\u201331). Temporal partitioning optimization for dynamically reconfigurable architecture. Proceedings of the 46th International Conferences on Computers and Industrial Engineering, CIE 2016, Tianjin, China."},{"key":"ref_492","doi-asserted-by":"crossref","unstructured":"Coury, D.V., Oleskovicz, M., Delbem, A.C.B., Simoes, E.V., Silva, T.V., de Carvalho, J.R., and Barbosa, D. (2009, January 26\u201330). A Genetic Based Algorithm for Frequency Relaying using FPGAs. Proceedings of the General Meeting of the IEEE-Power-and-Energy-Society, Calgary, AB Canada.","DOI":"10.1109\/PES.2009.5275416"},{"key":"ref_493","doi-asserted-by":"crossref","first-page":"495","DOI":"10.1590\/S0103-17592011000500005","article-title":"Evolutionary algorithm for frequency estimation in electrical systems using FPGAS [Algoritmo evolutivo para a estimacao da frequencia em sistemas eletricos utilizando fpgas]","volume":"22","author":"Coury","year":"2011","journal-title":"Controle Y Autom."},{"key":"ref_494","doi-asserted-by":"crossref","unstructured":"Coury, D., Oleskovicz, M., Delbem, A., Simoes, E., Silva, T., De, C.J., and Barbosa, D. (2009, January 8\u201312). Frequency relaying based on genetic algorithm using FPGAs. Proceedings of the 2009 15th International Conference on Intelligent System Applications to Power Systems, ISAP \u201909, Curitiba, Brazil.","DOI":"10.1109\/ISAP.2009.5352830"},{"key":"ref_495","doi-asserted-by":"crossref","unstructured":"Coury, D.V., Delbem, A.C.B., Oleskovicz, M., Simoes, E.V., Barbosa, D., and de Carvalho, J.R. (2013, January 15\u201317). FPGA Design of a New Frequency Relay Based on Evolutionary Algorithms. Proceedings of the IEEE PES 2nd Latin American Conference on Innovative Smart Grid Technologies (ISGT Latin America), Sao Paulo, Brazil.","DOI":"10.1109\/ISGT-LA.2013.6554368"},{"key":"ref_496","doi-asserted-by":"crossref","first-page":"495","DOI":"10.1007\/s10846-008-9276-8","article-title":"FPGA Implementation of Genetic Algorithm for UAV Real-Time Path Planning","volume":"54","author":"Allaire","year":"2009","journal-title":"J. Intell. Robot. Syst."},{"key":"ref_497","doi-asserted-by":"crossref","unstructured":"Tuncer, A., Yildirim, M., and Erkan, K. (2012, January 3\u20134). A hybrid implementation of genetic algorithm for path planning of mobile robots on FPGA. Proceedings of the 27h International Symposium on Computer and Information Sciences, ISCIS 2012, Paris, France.","DOI":"10.1007\/978-1-4471-4594-3_47"},{"key":"ref_498","doi-asserted-by":"crossref","first-page":"5055","DOI":"10.3906\/elk-1502-122","article-title":"Design and implementation of a genetic algorithm IP core on an FPGA for path planning of mobile robots","volume":"24","author":"Tuncer","year":"2016","journal-title":"Turk. J. Electr. Eng. Comput. Sci."},{"key":"ref_499","doi-asserted-by":"crossref","unstructured":"Roberge, V., and Tarbouchi, M. (2017, January 28\u201331). Fast Path Planning for Unmanned Aerial Vehicle using Embedded GPU System. Proceedings of the 14th International Multi-Conference on Systems, Signals & Devices (SSD), Marrakech, Morocco.","DOI":"10.1109\/SSD.2017.8166929"},{"key":"ref_500","unstructured":"Shah, R. (2007). Support Vector Machines for Classification and Regression. [McGill Theses, McGill University Libraries]."},{"key":"ref_501","doi-asserted-by":"crossref","first-page":"42","DOI":"10.1016\/j.mee.2015.01.018","article-title":"An FPGA based human detection system with embedded platform","volume":"138","author":"Hsiao","year":"2015","journal-title":"Microelectron. Eng."},{"key":"ref_502","doi-asserted-by":"crossref","unstructured":"Zhou, Y., Chen, Z., and Huang, X. (2015, January 24\u201327). A Pipeline Architecture for Traffic Sign Classification on an FPGA. Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), Lisbon, Portugal.","DOI":"10.1109\/ISCAS.2015.7168792"},{"key":"ref_503","doi-asserted-by":"crossref","unstructured":"Yuan, X., Li, C.N., Xu, X.L., Mei, J., and Zhang, J.G. (2015, January 27\u201330). A two-stage HOG feature extraction processor embedded with SVM for pedestrian detection. Proceedings of the IEEE International Conference on Image Processing, ICIP 2015, Quebec City, QC, Canada.","DOI":"10.1109\/ICIP.2015.7351445"},{"key":"ref_504","doi-asserted-by":"crossref","unstructured":"Ilas, M.E., and Ilas, C. (2018). A New Method of Histogram Computation for Efficient Implementation of the HOG Algorithm. Computers, 7.","DOI":"10.3390\/computers7010018"},{"key":"ref_505","doi-asserted-by":"crossref","unstructured":"Wang, M.S., and Zhang, Z.R. (2018, January 13\u201317). FPGA Implementation of HOG based Multi-Scale Pedestrian Detection. Proceedings of the 4th IEEE International Conference on Applied System Invention (IEEE ICASI), Tokyo, Japan.","DOI":"10.1109\/ICASI.2018.8394472"},{"key":"ref_506","doi-asserted-by":"crossref","unstructured":"Patil, R., Gupta, G., Sahula, V., and Mandal, A. (2012, January 7\u201311). Power aware hardware prototyping of multiclass SVM classifier through reconfiguration. Proceedings of the 25th International Conference on VLSI Design, VLSID 2012 and the 11th International Conference on Embedded Systems, Hyderabad, India.","DOI":"10.1109\/VLSID.2012.47"},{"key":"ref_507","doi-asserted-by":"crossref","unstructured":"Saini, R., Saurav, S., Gupta, D.C., and Sheoran, N. (2017, January 19\u201320). Hardware Implementation of SVM using System Generator. Proceedings of the 2nd IEEE International Conference on Recent Trends in Electronics, Information and Communication Technology (RTEICT), Bangalore, India.","DOI":"10.1109\/RTEICT.2017.8256976"},{"key":"ref_508","doi-asserted-by":"crossref","unstructured":"Saurav, S., Saini, A.K., Singh, S., Saini, R., and Gupta, S. (2015, January 10\u201313). VLSI Architecture of Pairwise Linear SVM for Facial Expression Recognition. Proceedings of the International Conference on Advances in Computing, Communications and Informatics ICACCI, Aluva, India.","DOI":"10.1109\/ICACCI.2015.7275661"},{"key":"ref_509","doi-asserted-by":"crossref","unstructured":"Groleat, T., Arzel, M., and Vaton, S. (2012, January 27\u201331). Hardware Acceleration of SVM-Based Traffic Classification on FPGA. Proceedings of the 8th IEEE International Wireless Communications and Mobile Computing Conference (IWCMC), Limassol, Cyprus.","DOI":"10.1109\/IWCMC.2012.6314245"},{"key":"ref_510","unstructured":"Afifi, S., GholamHosseini, H., and Sinha, R. (2015, January 23\u201327). Hardware Acceleration of SVM-Based Classifier for Melanoma Images. Proceedings of the 7th Pacific-Rim Symposium on Image and Video Technology (PSIVT), Auckland, New Zealand."},{"key":"ref_511","doi-asserted-by":"crossref","unstructured":"Afifi, S., GholamHosseini, H., and Sinha, R. (2016, January 4\u20138). A Low-Cost FPGA-based SVM Classifier for Melanoma Detection. Proceedings of the IEEE EMBS Conference on Biomedical Engineering and Sciences (IECBES), Kuala Lumpur, Malaysia.","DOI":"10.1109\/IECBES.2016.7843526"},{"key":"ref_512","unstructured":"Gholamhosseini, H. (2015, January 23\u201327). Melanoma image processing and analysis for decision support systems. Proceedings of the 7th Pacific-Rim Symposium on Image and Video Technology, PSIVT 2015, Auckland, New Zealand."},{"key":"ref_513","unstructured":"Orozco-Duque, A., Rua, S., Zuluaga, S., Redondo, A., Restrepo, J., and Bustamante, J. (2013, January 11\u201314). Support vector machine and artificial neural network implementation in embedded systems for real time arrhythmias detection. Proceedings of the International Conference on Bio-Inspired Systems and Signal Processing, BIOSIGNALS 2013, Barcelona, Spain."},{"key":"ref_514","doi-asserted-by":"crossref","first-page":"127","DOI":"10.1007\/s11265-017-1230-1","article-title":"An Exploration Framework for Efficient High-Level Synthesis of Support Vector Machines: Case Study on ECG Arrhythmia Detection for Xilinx Zynq SoC","volume":"88","author":"Tsoutsouras","year":"2017","journal-title":"J. Signal Process. Syst. Signal Image Video Technol."},{"key":"ref_515","doi-asserted-by":"crossref","first-page":"108","DOI":"10.1049\/iet-cds.2017.0216","article-title":"Hardware design of multiclass SVM classification for epilepsy and epileptic seizure detection","volume":"12","author":"Wang","year":"2018","journal-title":"IET Circuits Devices Syst."},{"key":"ref_516","doi-asserted-by":"crossref","first-page":"2032","DOI":"10.1109\/TCSII.2018.2799821","article-title":"Embedded Low-Power Processor for Personalized Stress Detection","volume":"65","author":"Attaran","year":"2018","journal-title":"IEEE Trans. Circuits Syst. Express Briefs"},{"key":"ref_517","unstructured":"Yu, W., and Sanchez, E.N. (2009). Third Generation Neural Netw: Spiking Neural Netw. Advances in Computational Intelligence, Springer."},{"key":"ref_518","doi-asserted-by":"crossref","unstructured":"Rice, K.L., Bhuiyan, M.A., Taha, T.M., Vutsinas, C.N., and Smith, M.C. (2009, January 9\u201311). FPGA Implementation of Izhikevich Spiking Neural Netw. for Character Recognition. Proceedings of the International Conference on Reconfigurable Computing and FPGAs, Cancun, Mexico.","DOI":"10.1109\/ReConFig.2009.77"},{"key":"ref_519","doi-asserted-by":"crossref","first-page":"2991","DOI":"10.1109\/TCSI.2012.2206463","article-title":"Biologically Inspired Spiking Neurons: Piecewise Linear Models and Digital Implementation","volume":"59","author":"Soleimani","year":"2012","journal-title":"IEEE Trans. Circuits Syst. -Regul. Pap."},{"key":"ref_520","doi-asserted-by":"crossref","first-page":"418","DOI":"10.1016\/j.neucom.2016.12.046","article-title":"NAVIS: Neuromorphic Auditory VISualizer Tool","volume":"237","year":"2017","journal-title":"Neurocomputing"},{"key":"ref_521","doi-asserted-by":"crossref","unstructured":"Cerezuela-Escudero, E., Jimenez-Fernandez, A., Paz-Vicente, R., Dominguez-Morales, J.P., Dominguez-Morales, M.J., and Linares-Barranco, A. (2016, January 6\u20139). Sound Recognition System Using Spiking and MLP Neural Netw. Proceedings of the 25th International Conference on Artificial Neural Netw. (ICANN), Barcelona, Spain.","DOI":"10.1007\/978-3-319-44781-0_43"},{"key":"ref_522","unstructured":"Paz, I., Gress, N., and Mendoza, M. (2013, January 24\u201330). Pattern recognition with spiking Neural Netw. Proceedings of the 12th Mexican International Conference on Artificial Intelligence, MICAI 2013, Mexico City, Mexico."},{"key":"ref_523","doi-asserted-by":"crossref","first-page":"54","DOI":"10.1007\/s11263-014-0788-3","article-title":"Spiking Deep Convolutional Neural Netw. for Energy-Efficient Object Recognition","volume":"113","author":"Cao","year":"2015","journal-title":"Int. J. Comput. Vis."},{"key":"ref_524","doi-asserted-by":"crossref","first-page":"1116","DOI":"10.1016\/j.cviu.2010.03.010","article-title":"AdaBoost-based face detection for embedded systems","volume":"114","author":"Yang","year":"2010","journal-title":"Comput. Vis. Image Underst."},{"key":"ref_525","doi-asserted-by":"crossref","unstructured":"Das, S., Jariwala, A. (2012, January 6\u20138). Modified Architecture for Real-Time Face Detection using FPGA. Proceedings of the 3rd Nirma-University International Conference on Engineering (NUiCONE), Ahmedabad, India.","DOI":"10.1109\/NUICONE.2012.6493235"},{"key":"ref_526","doi-asserted-by":"crossref","unstructured":"Lee, S.S., Jang, S.J., Kim, J., and Choi, B. (2016, January 26\u201328). A Hardware Architecture of Face Detection for Human-robot Interaction and its Implementation. Proceedings of the IEEE International Conference on Consumer Electronics-Asia (ICCE-Asia), Seoul, Korea.","DOI":"10.1109\/ICCE-Asia.2016.7804752"},{"key":"ref_527","first-page":"707","article-title":"Design and implementation of face detection using Adaboost Algorithm","volume":"65","author":"Senthilsingh","year":"2014","journal-title":"J. Theor. Appl. Inf. Technol."},{"key":"ref_528","doi-asserted-by":"crossref","unstructured":"Chakrasali, S., and Kuthale, S. (2016, January 4\u20136). Optimized face detection on FPGA. Proceedings of the 2016 International Conference on Circuits, Controls, Communications and Computing, I4C 2016, Bangalore, India.","DOI":"10.1109\/CIMCA.2016.8053269"},{"key":"ref_529","doi-asserted-by":"crossref","first-page":"1676","DOI":"10.1587\/transinf.E96.D.1676","article-title":"FPGA Implementation of Human Detection by HOG Features with AdaBoost","volume":"E96D","author":"Dohi","year":"2013","journal-title":"IEICE Trans. Inf. Syst."},{"key":"ref_530","doi-asserted-by":"crossref","unstructured":"Broesch, J. (2008). Digital Signal Processing: Instant Access, Instant Access, Elsevier Science.","DOI":"10.1016\/B978-0-7506-8976-2.00008-0"},{"key":"ref_531","doi-asserted-by":"crossref","first-page":"131","DOI":"10.1016\/S0141-9331(01)00106-5","article-title":"FPGA realization of a CORDIC based FFT processor for biomedical signal processing","volume":"25","author":"Banerjee","year":"2001","journal-title":"MMicroprocess. Microsyst."},{"key":"ref_532","doi-asserted-by":"crossref","first-page":"129","DOI":"10.1007\/s11265-011-0586-x","article-title":"Reduced Memory and Low Power Architectures for CORDIC-based FFT Processors","volume":"66","author":"Oruklu","year":"2012","journal-title":"J. Signal Process. Syst. Signal Image Video Technol."},{"key":"ref_533","doi-asserted-by":"crossref","unstructured":"Gong, R.X., Wei, J.Q., Sun, D., Xie, L.L., Shu, P.F., and Meng, X.B. (2011, January 26\u201328). FPGA implementation of a CORDIC-based radix-4 FFT processor for real-time harmonic analyzer. Proceedings of the 2011 7th International Conference on Natural Computation, ICNC 2011, Shanghai, China.","DOI":"10.1109\/ICNC.2011.6022441"},{"key":"ref_534","doi-asserted-by":"crossref","unstructured":"Zhou, J., Dong, Y., Dou, Y., and Lei, Y. (2008, January 29\u201331). Dynamic configurable floating-point FFT pipelines and hybrid-mode CORDIC on FPGA. Proceedings of the International Conference on Embedded Software and Systems, Chengdu, China.","DOI":"10.1109\/ICESS.2008.95"},{"key":"ref_535","doi-asserted-by":"crossref","first-page":"1063","DOI":"10.1016\/j.micpro.2014.07.004","article-title":"CORDIC-based VLSI architecture for real time implementation of flat top window","volume":"38","author":"Kumar","year":"2014","journal-title":"Microprocess. Microsyst."},{"key":"ref_536","doi-asserted-by":"crossref","unstructured":"Xiong, Y., Zhang, J., and Zhang, P. (2012, January 6\u20137). A CORDIC Based FFT Processor for MIMO Channel Emulator. Proceedings of the 4th International Conference on Graphic and Image Processing (ICGIP), Singapore.","DOI":"10.1117\/12.2010856"},{"key":"ref_537","unstructured":"Hemmert, K., and Underwood, K. (2005, January 18\u201320). An analysis of the double-precision floating-point FFT on FPGAs. Proceedings of the 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, Napa, CA, USA."},{"key":"ref_538","doi-asserted-by":"crossref","first-page":"1099","DOI":"10.1109\/TCE.2005.1561830","article-title":"Design of an efficient FFT processor for OFDM systems","volume":"51","author":"Jiang","year":"2005","journal-title":"IEEE Trans. Consum. Electron."},{"key":"ref_539","doi-asserted-by":"crossref","unstructured":"Boopal, P.P., Garrido, M., and Gustafsson, O. (2013, January 19\u201323). A Reconfigurable FFT Architecture for Variable-Length and Multi-Streaming OFDM Standards. Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), Beijing, China.","DOI":"10.1109\/ISCAS.2013.6572279"},{"key":"ref_540","unstructured":"Su, C.H., and Wu, J.M. (July, January 28). Reconfigurable FFT design for low power OFDM communication systems. Proceedings of the 10th IEEE International Symposium on Consumer Electronics (ISCE 2006), St Petersburg, Russia."},{"key":"ref_541","unstructured":"Tian, J., Xu, Y., Jiang, H., Luo, H., and Song, W. (June, January 31). Efficient algorithms of FFT butterfly for OFDM systems. Proceedings of the 6th IEEE Circuits and Systems Symposium on Emerging Technologies, Shanghai, China."},{"key":"ref_542","doi-asserted-by":"crossref","unstructured":"Ferreira, M.L., Barahimi, A., and Ferreira, J.C. (2016, January 12\u201314). Dynamically Reconfigurable FFT Processor for Flexible OFDM Baseband Processing. Proceedings of the 11th IEEE International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS), Istanbul, Turkey.","DOI":"10.1109\/DTIS.2016.7483874"},{"key":"ref_543","doi-asserted-by":"crossref","first-page":"323","DOI":"10.1631\/jzus.C1000258","article-title":"An efficient radix-2 fast Fourier transform processor with ganged butterfly engines on field programmable gate arrays","volume":"12","author":"Ma","year":"2011","journal-title":"J. Zhejiang-Univ.-Sci. -Comput. Electron."},{"key":"ref_544","doi-asserted-by":"crossref","unstructured":"Patrikar, M., and Tehre, V. (2017, January 20\u201322). Design and Power Measurement of Different Points FFT using Radix-2 Algorithm for FPGA Implementation. Proceedings of the International conference of Electronics, Communication and Aerospace Technology (ICECA), Coimbatore, India.","DOI":"10.1109\/ICECA.2017.8203669"},{"key":"ref_545","doi-asserted-by":"crossref","first-page":"375","DOI":"10.1109\/TVLSI.2016.2567784","article-title":"A 4096-Point Radix-4 Memory-Based FFT Using DSP Slices","volume":"25","author":"Garrido","year":"2017","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref_546","doi-asserted-by":"crossref","unstructured":"Ferizi, A., Hoeher, B., Jung, M., Fischer, G., and Koelpin, A. (2012, January 20\u201323). Design and implementation of a fixed-point radix-4 FFT optimized for local positioning in wireless sensor networks. Proceedings of the 9th International Multi-Conference on Systems, Signals and Devices, SSD 2012, Chemnitz, Germany.","DOI":"10.1109\/SSD.2012.6197958"},{"key":"ref_547","doi-asserted-by":"crossref","unstructured":"Mankar, A., Das, A.D., and Prasad, N. (2013, January 12\u201314). FPGA Implementation of 16-Point Radix-4 Complex FFT Core Using NEDA. Proceedings of the Students Conference on Engineering and Systems (SCES) - Inspiring Engineering and Systems for Sustainable Development, Allhabad, India.","DOI":"10.1109\/SCES.2013.6547522"},{"key":"ref_548","unstructured":"Van Fleet, P. (2011). Discrete Wavelet Transformations: An Elementary Approach with Applications, Wiley."},{"key":"ref_549","doi-asserted-by":"crossref","unstructured":"Li, L., Zhou, G., Fiethe, B., Michalik, H., and Osterloh, B. (2013). Efficient implementation of the CCSDS 122.0-B-1 compression standard on a space-qualified field programmable gate array. J. Appl. Remote Sens., 7.","DOI":"10.1117\/1.JRS.7.074595"},{"key":"ref_550","doi-asserted-by":"crossref","unstructured":"Gholipour, M. (2011, January 21\u201323). Design and Implementation of Lifting Based Integer Wavelet Transform for Image Compression Applications. Proceedings of the International Conference on Digital Information and Communication Technology and Its Applications, Dijon, France.","DOI":"10.1007\/978-3-642-21984-9_14"},{"key":"ref_551","doi-asserted-by":"crossref","unstructured":"Dang, P., and Chau, P. (1999, January 21\u201323). Discrete Wavelet Transform for image compression - A hardware approach. Proceedings of the Conference on Image Display at Medical Imaging 1999, SAN DIEGO, CA, USA.","DOI":"10.1117\/12.349430"},{"key":"ref_552","doi-asserted-by":"crossref","unstructured":"Challa, K.V., Krishna, P.V., and Rao, C.N. (2014, January 3\u20135). Design of a novel Architecture of 3-D Discrete Wavelet Transform for Image Processing through Video Compression. Proceedings of the 3rd International Conference on Communications and Signal Processing (ICCSP), Melmaruvathur, India.","DOI":"10.1109\/ICCSP.2014.6950016"},{"key":"ref_553","doi-asserted-by":"crossref","unstructured":"Swami, S., and Mulani, A. (2017, January 1\u20132). An efficient FPGA implementation of discrete wavelet transform for image compression. Proceedings of the 2017 International Conference on Energy, Communication, Data Analytics and Soft Computing, ICECDS 2017, Chennai, India.","DOI":"10.1109\/ICECDS.2017.8390088"},{"key":"ref_554","doi-asserted-by":"crossref","unstructured":"Mulani, A., and Mane, P. (2016). Area efficient high speed FPGA based invisible watermarking for image authentication. Indian J. Sci. Technol., 9.","DOI":"10.17485\/ijst\/2016\/v9i39\/101888"},{"key":"ref_555","doi-asserted-by":"crossref","unstructured":"Singh, G., and Lamba, M.S. (2015, January 14\u201316). Efficient Hardware Implementation of Image Watermarking Using DWT and AES Algorithm. Proceedings of the 39th National Systems Conference (NSC), Dadri, India.","DOI":"10.1109\/NATSYS.2015.7489093"},{"key":"ref_556","doi-asserted-by":"crossref","first-page":"593","DOI":"10.1007\/978-1-4419-5913-3_65","article-title":"A Study on Discrete Wavelet-Based Noise Removal from EEG Signals","volume":"680","author":"Asaduzzaman","year":"2010","journal-title":"Adv. Comput. Biol."},{"key":"ref_557","unstructured":"and Sharma, R. (2017, January 11\u201312). DWT based epileptic seizure detection from EEG signal using k-NN classifier. Proceedings of the 2017 International Conference on Trends in Electronics and Informatics, ICEI 2017, Tirunelveli, India."},{"key":"ref_558","unstructured":"and Sharma, R.K. (2017, January 20\u201322). EEG Signal Denoising based on Wavelet Transform. Proceedings of the International conference of Electronics, Communication and Aerospace Technology (ICECA), Coimbatore, India."},{"key":"ref_559","doi-asserted-by":"crossref","first-page":"1775","DOI":"10.1109\/TCSI.2011.2180432","article-title":"A Pipeline VLSI Architecture for Fast Computation of the 2-D Discrete Wavelet Transform","volume":"59","author":"Zhang","year":"2012","journal-title":"IEEE Trans. Circuits Syst. Regul. Pap."},{"key":"ref_560","doi-asserted-by":"crossref","unstructured":"Huang, Q., Wang, Y., and Chang, S. (2011, January 16\u201318). High-performance FPGA implementation of discrete wavelet transform for image processing. Proceedings of the 2011 Symposium on Photonics and Optoelectronics, SOPO 2011, Wuhan, China.","DOI":"10.1109\/SOPO.2011.5780507"},{"key":"ref_561","doi-asserted-by":"crossref","unstructured":"Padmavati, S., Meshram, V. (2017, January 16\u201318). A Hardware Implementation of Discrete Wavelet Transform for Compression of a Natural Image. Proceedings of the International Conference on Algorithms, Methodology, Models and Applications in Emerging Technologies (ICAMMAET), Chennai, India.","DOI":"10.1109\/ICAMMAET.2017.8186683"},{"key":"ref_562","doi-asserted-by":"crossref","unstructured":"Henzler, S. (2010). Time-to-Digital Converters, Springer.","DOI":"10.1007\/978-90-481-8628-0"},{"key":"ref_563","doi-asserted-by":"crossref","unstructured":"Palka, M., Moskal, P., Bednarski, T., Bialas, P., Czerwinski, E., Kaplon, L., Kochanowski, A., Korcyl, G., Kowal, J., and Kowalski, P. (2014). A novel method based solely on field programmable gate array (FPGA) units enabling measurement of time and charge of analog signals in positron emission tomography (PET). Bio-Algorithms Med.-Syst., 10.","DOI":"10.1515\/bams-2013-0104"},{"key":"ref_564","doi-asserted-by":"crossref","first-page":"708","DOI":"10.1109\/TNS.2009.2039228","article-title":"A Real Time Coincidence System for High Count-Rate TOF or Non-TOF PET Cameras Using Hybrid Method Combining AND-Logic and Time-Mark Technology","volume":"57","author":"Wang","year":"2010","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_565","doi-asserted-by":"crossref","first-page":"220","DOI":"10.1109\/TNS.2007.914037","article-title":"Next generation of real time data acquisition, calibration and control system for the RatCAP scanner","volume":"55","author":"Junnarkar","year":"2008","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_566","doi-asserted-by":"crossref","unstructured":"Wang, C., Li, H., Baghaei, H., Zhang, Y., Ramirez, R.A., Liu, S., An, S., and Wong, W.H. (2009, January 25\u201331). A Low-Cost Coincidence System with Capability of Multiples Coincidence for High Count-Rate TOF or Non-TOF PET Cameras Using Hybrid Method Combining AND-logic and Time-mark Technology. Proceedings of the IEEE Nuclear Science Symposium Conference 2009, Orlando, FL, USA.","DOI":"10.1109\/RTC.2009.5321818"},{"key":"ref_567","unstructured":"Al-Qudsi, B., Ameri, A., and Bangert, A. (2012, January 12\u201314). Low cost highly precision time interval measurement unit for radar applications. Proceedings of the 2012 the 7th German Microwave Conference, GeMiC 2012, Ilmenau, Germany."},{"key":"ref_568","doi-asserted-by":"crossref","unstructured":"Vasile, S., and Lipson, J. (2008, January 19\u201320). Low-cost LADAR imagers. Proceedings of the Laser Radar Technology and Applications XIII, Orlando, FL, USA.","DOI":"10.1117\/12.781586"},{"key":"ref_569","doi-asserted-by":"crossref","unstructured":"Homulle, H., Regazzoni, F., and Charbon, E. (2015, January 22\u201324). 200 MS\/s ADC implemented in a FPGA employing TDCs. Proceedings of the ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA 2015, Monterey, CA, USA.","DOI":"10.1145\/2684746.2689070"},{"key":"ref_570","doi-asserted-by":"crossref","first-page":"1854","DOI":"10.1109\/TCSI.2016.2599927","article-title":"A Cryogenic 1 GSa\/s, Soft-Core FPGA ADC for Quantum Computing Applications","volume":"63","author":"Homulle","year":"2016","journal-title":"IEEE Trans. Circuits Syst. -Regul. Pap."},{"key":"ref_571","doi-asserted-by":"crossref","unstructured":"Husemann, R., Majolo, M., Guimaraes, V., Susin, A., Roesler, V., and Lima, J.V. (2010, January 27\u201329). Hardware Integrated Quantization Solution for Improvement of Computational H.264 Encoder Module. Proceedings of the 18th IEEE\/IFIP International Conference on VLSI and System-on-Chip, Madrid, Spain.","DOI":"10.1109\/VLSISOC.2010.5642680"},{"key":"ref_572","doi-asserted-by":"crossref","first-page":"533","DOI":"10.1016\/j.jvcir.2005.05.011","article-title":"A proposed hardware reference model for spatial transformation and quantization in H.264","volume":"17","author":"Amer","year":"2006","journal-title":"J. Vis. Commun. Image Represent."},{"key":"ref_573","doi-asserted-by":"crossref","unstructured":"Husemann, R., Majolo, M., Susin, A., Roesler, V., and de Lima, J.V. (2010, January 5\u20137). Highly Efficient Transforms Module Solution for a H.264\/SVC Encoder. Proceedings of the IEEE Annual Symposium on VLSI (ISVLSI), Lixouri, Greece.","DOI":"10.1109\/ISVLSI.2010.87"},{"key":"ref_574","doi-asserted-by":"crossref","unstructured":"Sanjeevannanavar, S., and Nagamani, A. (2011, January 28\u201330). Efficient design and FPGA implementation of JPEG encoder using verilog HDL. Proceedings of the International Conference on Nanoscience, Engineering and Technology, ICONSET 2011, Chennai, India.","DOI":"10.1109\/ICONSET.2011.6168038"},{"key":"ref_575","doi-asserted-by":"crossref","unstructured":"De Silva, A.M., Bailey, D.G., and Punchihewa, A. (2012, January 12\u201314). Exploring the Implementation of JPEG Compression on FPGA. Proceedings of the 6th International Conference on Signal Processing and Communication Systems (ICSPCS), Gold Coast, Australia.","DOI":"10.1109\/ICSPCS.2012.6508008"},{"key":"ref_576","doi-asserted-by":"crossref","first-page":"985","DOI":"10.1109\/TNS.2015.2426059","article-title":"Front-End Board with Cyclone V as a Test High-Resolution Platform for the Auger_Beyond_2015 Front End Electronics","volume":"62","author":"Szadkowski","year":"2015","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_577","unstructured":"Szadkowski, Z. (2013, January 2\u20139). Analysis of the efficiency of the spectral DCT trigger in arrays of surface detectors. Proceedings of the 33rd International Cosmic Rays Conference, ICRC 2013, Rio de Janeiro, Brazil."},{"key":"ref_578","doi-asserted-by":"crossref","first-page":"330","DOI":"10.1016\/j.nima.2009.03.255","article-title":"A spectral 1st level FPGA trigger for detection of very inclined showers based on a 16-point discrete cosine transform for the Pierre Auger Observatory","volume":"606","author":"Szadkowski","year":"2009","journal-title":"Nucl. Instruments Methods Phys. Res. Sect. A Accel. Spectrometers Detect. Assoc. Equip."},{"key":"ref_579","doi-asserted-by":"crossref","first-page":"1692","DOI":"10.1109\/TNS.2011.2115252","article-title":"Trigger Board for the Auger Surface Detector With 100 MHz Sampling and Discrete Cosine Transform","volume":"58","author":"Szadkowski","year":"2011","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_580","doi-asserted-by":"crossref","unstructured":"Jayalaxmi, H., and Ramachandran, S. (2018, January 12\u201314). An Efficient Hardware Realization of DCT Based Color Image Mosaicing System on FPGA. Proceedings of the Conference on Computational Methods in Systems and Software (CoMeSySo), Szczecin, Poland.","DOI":"10.1007\/978-3-030-00184-1_18"},{"key":"ref_581","unstructured":"Dobkin, B., and Hamburger, J. (2015). Chapter 469 - A digitally tuned anti-aliasing\/reconstruction filter simplifies high performance DSP design. Analog Circuit Design, Newnes."},{"key":"ref_582","doi-asserted-by":"crossref","first-page":"488","DOI":"10.6113\/JPE.2014.14.3.488","article-title":"Selective Harmonic Elimination for a Single-Phase 13-level TCHB Based Cascaded Multilevel Inverter Using FPGA","volume":"14","author":"Azri","year":"2014","journal-title":"J. Power Electron."},{"key":"ref_583","doi-asserted-by":"crossref","unstructured":"Subhashini, M., Latha, P., and Bhagyaveni, M. (2015). Comparative analysis of harmonic distortion of a solar PV fed cascaded H-bridge multilevel inverter controlled by FPGA and diode clamped inverter. Indian J. Sci. Technol., 8.","DOI":"10.17485\/ijst\/2015\/v8i16\/68652"},{"key":"ref_584","first-page":"1193","article-title":"Selective harmonic elimination based on newton-raphson method for cascaded H-bridge multilevel inverter","volume":"8","author":"Halim","year":"2017","journal-title":"Int. J. Power Electron. Drive Syst."},{"key":"ref_585","first-page":"166","article-title":"FPGA based selective harmonic elimination technique for multilevel inverter","volume":"9","author":"Porselvi","year":"2018","journal-title":"Int. J. Power Electron. Drive Syst."},{"key":"ref_586","doi-asserted-by":"crossref","first-page":"1330","DOI":"10.1109\/TII.2012.2226042","article-title":"Controllable and Dimmable AC LED Driver Based on FPGA to Achieve High PF and Low THD","volume":"9","author":"Hwu","year":"2013","journal-title":"IEEE Trans. Ind. Informatics"},{"key":"ref_587","doi-asserted-by":"crossref","first-page":"171","DOI":"10.1109\/JDT.2013.2290624","article-title":"Dimmable AC LED Driver With Efficiency Improved Based on Switched LED Module","volume":"10","author":"Hwu","year":"2014","journal-title":"J. Disp. Technol."},{"key":"ref_588","doi-asserted-by":"crossref","first-page":"1097","DOI":"10.1109\/JDT.2016.2558041","article-title":"Dimmable AC LED Driver Based on Series Drive","volume":"12","author":"Hwu","year":"2016","journal-title":"J. Disp. Technol."},{"key":"ref_589","doi-asserted-by":"crossref","first-page":"637","DOI":"10.1080\/15325008.2018.1463579","article-title":"Series-Based AC LED Driver with Efficiency Improved","volume":"46","author":"Hwu","year":"2018","journal-title":"Electr. Power Components Syst."},{"key":"ref_590","doi-asserted-by":"crossref","first-page":"435","DOI":"10.1016\/j.sysarc.2004.07.008","article-title":"Design and FPGA implementation of an MPEG based video scalar with reduced on-chip memory utilization","volume":"51","author":"Ramachandran","year":"2005","journal-title":"J. Syst. Archit."},{"key":"ref_591","unstructured":"Li, M., Zhang, P., Zhu, C., Jia, H., Xie, X., Cong, J., and Gao, W. (2015, January 9\u201312). High Efficiency VLSI Implementation of an Edge-directed Video Up-scaler Using High Level Synthesis. Proceedings of the IEEE International Conference on Consumer Electronics (ICCE), Las Vegas, NV, USA."},{"key":"ref_592","doi-asserted-by":"crossref","unstructured":"Safinaz, S., and Kumar, A.V.R. (2017, January 16\u201317). VLSI Realization of Lanczos Interpolation for a Generic Video Scaling Algorithm. Proceedings of the 1st IEEE International Conference on Recent Advances in Electronics and Communication Technology (ICRAECT), Bengaluru, India.","DOI":"10.1109\/ICRAECT.2017.37"},{"key":"ref_593","doi-asserted-by":"crossref","first-page":"663","DOI":"10.1007\/s11554-014-0422-1","article-title":"Architecture design of the high-throughput compensator and interpolator for the H.265\/HEVC encoder","volume":"11","author":"Pastuszak","year":"2016","journal-title":"J.-Real-Time Image Process."},{"key":"ref_594","doi-asserted-by":"crossref","first-page":"517","DOI":"10.1007\/s11554-015-0516-4","article-title":"Algorithm and architecture design of the motion estimation for the H.265\/HEVC 4K-UHD encoder","volume":"12","author":"Pastuszak","year":"2016","journal-title":"J.-Real-Time Image Process."},{"key":"ref_595","doi-asserted-by":"crossref","unstructured":"Lung, C.Y., and Shen, C.A. (2014, January 17\u201320). A High-Throughput interpolator for Fractional Motion Estimation in High Efficient Video Coding (HEVC) systems. Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), Ishigaki, Japan.","DOI":"10.1109\/APCCAS.2014.7032771"},{"key":"ref_596","doi-asserted-by":"crossref","first-page":"290","DOI":"10.1109\/TCSII.2009.2015393","article-title":"An Efficient Folded Architecture for Lifting-Based Discrete Wavelet Transform","volume":"56","author":"Shi","year":"2009","journal-title":"IEEE Trans. Circuits Syst. -Express Briefs"},{"key":"ref_597","doi-asserted-by":"crossref","first-page":"369","DOI":"10.1016\/j.sysarc.2006.11.009","article-title":"Efficient FPGA implementation of DWT and modified SPIHT for lossless image compression","volume":"53","author":"Jyotheswar","year":"2007","journal-title":"J. Syst. Archit."},{"key":"ref_598","doi-asserted-by":"crossref","unstructured":"Kumar, C.A., Madhavi, B.K., and Lalkishore, K. (2016, January 23\u201325). Pipeline and Parallel Processor Architecture for Fast Computation of 3D-DWT using Modified Lifting Scheme. Proceedings of the IEEE International Conference on Wireless Communications, Signal Processing and Networking (WiSPNET), Chennai, India.","DOI":"10.1109\/WiSPNET.2016.7566517"},{"key":"ref_599","doi-asserted-by":"crossref","unstructured":"Ibraheem, M., Hachicha, K., Ahmed, S., Lambert, L., and Garda, P. (2017). High-throughput parallel DWT hardware architecture implemented on an FPGA-based platform. J. Real Time Image Process., 1\u201315.","DOI":"10.1007\/s11554-017-0711-6"},{"key":"ref_600","doi-asserted-by":"crossref","unstructured":"Mohammad, K., and Agaian, S. (2009, January 11\u201314). Efficient FPGA implementation of convolution. Proceedings of the IEEE International Conference on Systems, Man and Cybernetics, San Antonio, TX, USA.","DOI":"10.1109\/ICSMC.2009.5346737"},{"key":"ref_601","doi-asserted-by":"crossref","unstructured":"Song, P.F., Pan, J.S., Yang, C.S., and Lee, C.Y. (2017, January 8\u201310). An Efficient FPGA-Based Accelerator Design for Convolution. Proceedings of the 8th IEEE International Conference on Awareness Science and Technology (iCAST), Taichung, Taiwan.","DOI":"10.1109\/ICAwST.2017.8256507"},{"key":"ref_602","unstructured":"Xue, D., and DeBrunner, L.S. (November, January 29). An Effective Hardware Implementation of 1024-point Linear Convolution Based on Hirschman Optimal Transform. Proceedings of the 51st IEEE Asilomar Conference on Signals Systems and Computers, Pacific Grove, CA, USA."},{"key":"ref_603","doi-asserted-by":"crossref","first-page":"6909","DOI":"10.1109\/ACCESS.2017.2699229","article-title":"Enhanced Efficiency 3D Convolution Based on Optimal FPGA Accelerator","volume":"5","author":"Wang","year":"2017","journal-title":"IEEE Access"},{"key":"ref_604","doi-asserted-by":"crossref","first-page":"79","DOI":"10.1109\/TVLSI.2003.820531","article-title":"A jitter characterization system using a component-invariant vernier delay line","volume":"12","author":"Chan","year":"2004","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref_605","doi-asserted-by":"crossref","first-page":"451","DOI":"10.1109\/TNS.2009.2032291","article-title":"Characterizing Jitter Performance of Multi Gigabit FPGA-Embedded Serial Transceivers","volume":"57","author":"Aloisio","year":"2010","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_606","first-page":"259","article-title":"Accumulated jitter measurement of standard clock oscillators","volume":"16","author":"Zielinski","year":"2009","journal-title":"Metrol. Meas. Syst."},{"key":"ref_607","doi-asserted-by":"crossref","unstructured":"Rethinam, S., Rajagopalan, S., Janakiraman, S., Arumugham, S., and Amirtharajan, R. (2018, January 4\u20136). Jitters through dual clocks: An effective Entropy Source for True Random Number Generation. Proceedings of the 8th International Conference on Computer Communication and Informatics (ICCCI), Coimbatore, India.","DOI":"10.1109\/ICCCI.2018.8441393"},{"key":"ref_608","doi-asserted-by":"crossref","unstructured":"Marghescu, A., and Svasta, P. (2015, January 22\u201325). Into Generating True Random Numbers\u2014A Practical Approach using FPGA. Proceedings of the 21st IEEE International Symposium for Design and Technology in Electronic Packaging (SIITME), Brasov, Romania.","DOI":"10.1109\/SIITME.2015.7342346"},{"key":"ref_609","first-page":"296","article-title":"Implementation of Non-periodic Sampling True Random Number Generator on FPGA","volume":"44","author":"Tuncer","year":"2014","journal-title":"Inf.-Midem-J. Microelectron. Electron. Components Mater."},{"key":"ref_610","unstructured":"Smith, J. (2007). Introduction to Digital Filters: With Audio Applications, W3K."},{"key":"ref_611","unstructured":"Wickert, M.A. (2019, November 04). Introduction to Signals and Systems. Available online: http:\/\/www.eas.uccs.edu\/~mwickert\/ece2610\/lecture_notes\/ece2610_chap1.pdf."},{"key":"ref_612","doi-asserted-by":"crossref","unstructured":"Longa, P., and Miri, A. (2006, January 28\u201330). Area-efficient FIR filter design on FPGAs using distributed arithmetic. Proceedings of the 6th IEEE International Symposium on Signal Processing and Information Technology, Vancouver, BC, Canada.","DOI":"10.1109\/ISSPIT.2006.270806"},{"key":"ref_613","unstructured":"Zhou, Y., and Shi, P. (2011, January 26\u201328). Distributed arithmetic for FIR filter implementation on FPGA. Proceedings of the 2nd International Conference on Multimedia Technology, ICMT 2011, Hangzhou, China."},{"key":"ref_614","doi-asserted-by":"crossref","unstructured":"Mu, N., and Liu, G. (2012, January 21\u201323). Study on the FPGA implementation algorithm of effictive FIR filter based on remainder theorem. Proceedings of the 2012 2nd International Conference on Consumer Electronics, Communications and Networks, CECNet 2012, Three Gorges, China.","DOI":"10.1109\/CECNet.2012.6201698"},{"key":"ref_615","doi-asserted-by":"crossref","unstructured":"Singhal, S.K., and Mohanty, B.K. (2016). Efficient Parallel Architecture for Fixed-Coefficient and Variable-Coefficient FIR Filters Using Distributed Arithmetic. J. Circuits Syst. Comput., 25.","DOI":"10.1142\/S0218126616500730"},{"key":"ref_616","first-page":"19","article-title":"High speed and low power FPGA implementation of FIR filter for DSP applications","volume":"31","author":"Shanthala","year":"2009","journal-title":"Eur. J. Sci. Res."},{"key":"ref_617","first-page":"234","article-title":"Design and FPGA implementation of high speed, low power digital up converter for power line communication systems","volume":"25","author":"Sreerama","year":"2009","journal-title":"Eur. J. Sci. Res."},{"key":"ref_618","first-page":"132","article-title":"Low power pilpelined FIR filter with enhanced row bypassing multiplier","volume":"1","author":"Sridevi","year":"2011","journal-title":"Int. J. Commun. Antenna Propag."},{"key":"ref_619","unstructured":"Catlin, D. (2012). Estimation, Control, and the Discrete Kalman Filter, Springer. Applied Mathematical Sciences."},{"key":"ref_620","doi-asserted-by":"crossref","first-page":"257","DOI":"10.1016\/S0141-9331(97)00040-9","article-title":"High-performance FPGA-based implementation of Kalman filter","volume":"21","author":"Lee","year":"1997","journal-title":"Microprocess. Microsyst."},{"key":"ref_621","first-page":"1254","article-title":"A high-performance hardware implementation of Kalman Filter","volume":"4","author":"Chen","year":"2005","journal-title":"WSEAS Trans. Circuits Syst."},{"key":"ref_622","first-page":"6585","article-title":"An efficient radar signal denoising for target detection using extended kalman filter","volume":"95","author":"Suman","year":"2017","journal-title":"J. Theor. Appl. Inf. Technol."},{"key":"ref_623","doi-asserted-by":"crossref","first-page":"590","DOI":"10.1109\/TIM.2012.2218692","article-title":"A Double-Stage Kalman Filter for Orientation Tracking With an Integrated Processor in 9-D IMU","volume":"62","author":"Sabatelli","year":"2013","journal-title":"IEEE Trans. Instrum. Meas."},{"key":"ref_624","doi-asserted-by":"crossref","unstructured":"Sabatelli, S., Galgani, M., Fanucci, L., and Rocchi, A. (2012, January 7\u20139). A double stage Kalman filter for sensor fusion and orientation tracking in 9D IMU. Proceedings of the 2012 IEEE Sensors Applications Symposium, SAS 2012, Brescia, Italy.","DOI":"10.1109\/SAS.2012.6166315"},{"key":"ref_625","doi-asserted-by":"crossref","unstructured":"Waheed, O., and Elfadel, I. (2018, January 22\u201325). FPGA sensor fusion system design for IMU arrays. Proceedings of the 20th Symposium on Design, Test, Integration and Packaging of MEMS and MOEMS, DTIP 2018, Roma, Italy.","DOI":"10.1109\/DTIP.2018.8394227"},{"key":"ref_626","first-page":"189","article-title":"Adaptive noise filtering of image sequences in real time","volume":"12","author":"Reza","year":"2013","journal-title":"WSEAS Trans. Syst."},{"key":"ref_627","doi-asserted-by":"crossref","unstructured":"Kara, G., Orduyilmaz, A., Serin, M., and Yildirim, A. (2017, January 15\u201318). Real Time Kalman Filter Implementation on FPGA Environment. Proceedings of the 25th Signal Processing and Communications Applications Conference (SIU), Antalya, Turkey.","DOI":"10.1109\/SIU.2017.7960633"},{"key":"ref_628","doi-asserted-by":"crossref","first-page":"115","DOI":"10.3390\/s120100115","article-title":"FPGA-Based Real-Time Embedded System for RISS\/GPS Integrated Navigation","volume":"12","author":"Abdelfatah","year":"2012","journal-title":"Sensors"},{"key":"ref_629","doi-asserted-by":"crossref","unstructured":"Jain, T., Bansod, P., Singh, K.C., and Mewara, M. (2010, January 19\u201321). Reconfigurable hardware for median filtering for image processing applications. Proceedings of the 3rd International Conference on Emerging Trends in Engineering and Technology, ICETET 2010, Goa, India.","DOI":"10.1109\/ICETET.2010.172"},{"key":"ref_630","first-page":"1114","article-title":"Design of median filter for digital image based on FPGA","volume":"29","author":"Xu","year":"2006","journal-title":"Dianzi Qijian\/J. Electron Devices"},{"key":"ref_631","first-page":"297","article-title":"Digital circuit architecture for a median filter of grayscale images based on sorting network","volume":"5","author":"Fernandez","year":"2011","journal-title":"Int. J. Circuits Syst. Signal Process."},{"key":"ref_632","first-page":"85","article-title":"Low complexity median filter hardware for image impulsive noise reduction","volume":"2","author":"Abadi","year":"2014","journal-title":"J. Inf. Syst. Telecommun."},{"key":"ref_633","doi-asserted-by":"crossref","unstructured":"Matsubara, T., Moshnyaga, V., and Hashimoto, K. (2010, January 6\u20138). A low-complexity and low power median filter design. Proceedings of the 18th International Symposium on Intelligent Signal Processing and Communication Systems, ISPACS 2010, Chengdu, China.","DOI":"10.1109\/ISPACS.2010.5704684"},{"key":"ref_634","doi-asserted-by":"crossref","unstructured":"Kalali, E., and Hamzaoglu, I. (2015, January 9\u201313). A Low Energy 2D Adaptive Median Filter Hardware. Proceedings of the Conference on Design Automation Test in Europe (DATE), Grenoble, France.","DOI":"10.7873\/DATE.2015.1008"},{"key":"ref_635","doi-asserted-by":"crossref","unstructured":"Li, Y., and Su, G. (2015, January 23\u201325). Design of High Speed Median Filter Based on Neighborhood Processor. Proceedings of the 6th IEEE International Conference on Software Engineering and Service Science (ICSESS), Beijing, China.","DOI":"10.1109\/ICSESS.2015.7339141"},{"key":"ref_636","first-page":"935","article-title":"Real-time large window -sized 2D median filter based on multi - Phased grouping and sorting network","volume":"37","author":"Luo","year":"2008","journal-title":"Hongwai Yu Jiguang Gongcheng\/Infrared Laser Eng."},{"key":"ref_637","unstructured":"Wenjing, G., Kemao, Q., Haixia, W., Feng, L., Soon, S.H., and Sing, C.L. (July, January 30). General Structure for Real-time Fringe Pattern Preprocessing and Implementation of Median Filter and Average Filter on FPGA. Proceedings of the 9th International Symposium on Laser Metrology, Singapore."},{"key":"ref_638","doi-asserted-by":"crossref","unstructured":"Haykin, S., Widrow, B., and Sons, J.W. (2003). Least-Mean-Square Adaptive Filters, Wiley. Adaptive and Cognitive Dynamic Systems: Signal Processing, Learning, Communications and Control.","DOI":"10.1002\/0471461288"},{"key":"ref_639","doi-asserted-by":"crossref","unstructured":"Chen, K.H., Vu, H.S., Weng, K.Y., Huang, J.H., Tsai, Y.T., Liu, Y.C., and Wang, W.H. (2014, January 17\u201320). Design of An Efficient Active Noise Cancellation Circuit for In-ear Headphones. Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), Ishigaki, Japan.","DOI":"10.1109\/APCCAS.2014.7032852"},{"key":"ref_640","doi-asserted-by":"crossref","unstructured":"Niras, C., and Kong, Y. (2012, January 19\u201320). LMS Algorithm Implementation in FPGA for Noise Reduction and Echo Cancellation. Proceedings of the 4th International Conference on Advances in Recent Technologies in Communication and Computing, ARTCom 2012, Bangalore, India.","DOI":"10.1049\/cp.2012.2525"},{"key":"ref_641","doi-asserted-by":"crossref","unstructured":"Qian, R., Xia, W., He, Z., and Liu, C. (2010, January 5\u20137). A low-cost echo cancellation algorithm in DTMB on-channel repeater. Proceedings of the 2010 2nd International Conference on Signal Processing Systems, ICSPS 2010, Dalian, China.","DOI":"10.1109\/ICSPS.2010.5555698"},{"key":"ref_642","doi-asserted-by":"crossref","unstructured":"Shaikh, S., and Pujari, S. (2016, January 9\u201310). Migration from Microcontroller to FPGA based SoPC Design Case study: LMS Adaptive Filter Design on Xilinx Zynq FPGA with Embedded ARM Controller. Proceedings of the International Conference on Automatic Control and Dynamic Optimization Techniques (ICACDOT), Pune, India.","DOI":"10.1109\/ICACDOT.2016.7877565"},{"key":"ref_643","doi-asserted-by":"crossref","unstructured":"Rasu, R., Sundaram, P.S., and Santhiyakumari, N. (2015, January 2\u20133). FPGA based non-invasive heart rate monitoring system for detecting abnormalities in fetal. Proceedings of the 2015 International Conference on Signal Processing And Communication Engineering Systems (SPACES), Guntur, India.","DOI":"10.1109\/SPACES.2015.7058287"},{"key":"ref_644","first-page":"4228","article-title":"A Study of Non-invasive Heart Rate Monitoring System by using FPGA","volume":"Volume 4","author":"Subha","year":"2017","journal-title":"Materials Today: Proceedings"},{"key":"ref_645","doi-asserted-by":"crossref","first-page":"899","DOI":"10.1007\/BF02850795","article-title":"CIC filter theory in DDC and implementation by using FPGA","volume":"9","author":"Ma","year":"2004","journal-title":"Wuhan Univ. J. Nat. Sci."},{"key":"ref_646","doi-asserted-by":"crossref","unstructured":"Bhakthavatchalu, R., Karthika, V.S., Ramesh, L., and Aamani, B. (2013, January 22\u201323). Design of Optimized CIC Decimator and Interpolator in FPGA. Proceedings of the IEEE International Multi Conference on Automation, Computing, Control, Communication and Compressed Sensing (iMac4s), Kottayam, India.","DOI":"10.1109\/iMac4s.2013.6526518"},{"key":"ref_647","doi-asserted-by":"crossref","unstructured":"Elamaran, V., Vaishnavi, R., Rozario, A.M., Joseph, S.M., and Cherian, A. (2013, January 3\u20135). CIC for decimation and interpolation using xilinx system generator. Proceedings of the 2nd IEEE International Conference on Communications and Signal Processing (ICCSP), Melmaruvathur, India.","DOI":"10.1109\/iccsp.2013.6577129"},{"key":"ref_648","first-page":"357","article-title":"Implementation of CIC filter for DUC\/DDC","volume":"5","author":"Vaishnavi","year":"2013","journal-title":"Int. J. Eng. Technol."},{"key":"ref_649","doi-asserted-by":"crossref","unstructured":"Liu, P., Li, X., Li, H., Su, Z., and Zhang, H. (2017). Implementation of High Time Delay Accuracy of Ultrasonic Phased Array Based on Interpolation CIC Filter. Sensors, 17.","DOI":"10.3390\/s17102322"},{"key":"ref_650","doi-asserted-by":"crossref","first-page":"255","DOI":"10.1078\/1434-8411-54100168","article-title":"Efficient algorithm for the design of high-speed elliptic IIR filters","volume":"57","author":"Milic","year":"2003","journal-title":"AEU-Int. J. Electron. Commun."},{"key":"ref_651","doi-asserted-by":"crossref","unstructured":"Bhattacharyya, A., Sharma, P., Murali, N., and Murty, S.A.V.S. (2011, January 16\u201318). Development of FPGA based IIR Filter Implementation of 2-degree of freedom PID controller. Proceedings of the Annual IEEE India Conference\u2014Engineering Sustainable Solutons, Hyderabad, India.","DOI":"10.1109\/INDCON.2011.6139342"},{"key":"ref_652","doi-asserted-by":"crossref","unstructured":"Toledo-Perez, D., Martinez-Prado, M., Rodriguez-Resendiz, J., Tovar, A.S., and Marquez-Gutierrez, M. (2017, January 15\u201319). IIR Digital Filter Design Implemented on FPGA for Myoelectric Signals. Proceedings of the 13th International Engineering Congress, CONIIN 2017, Quer\u00e9taro, Mexico.","DOI":"10.1109\/CONIIN.2017.7968184"},{"key":"ref_653","doi-asserted-by":"crossref","unstructured":"Zhang, Y., Zheng, D., Xing, W., and Fan, S. (2012, January 11\u201313). Design of IIR filter in capacitive rotary position sensor based on FPGA. Proceedings of the 8th IEEE International Symposium on Instrumentation and Control Technology, ISICT 2012, London, UK.","DOI":"10.1109\/ISICT.2012.6291598"},{"key":"ref_654","doi-asserted-by":"crossref","unstructured":"Yu, J.y., Huang, D., Pei, N., Zhao, S., Guo, J., and Xu, Y. (2012, January 21\u201325). CORDIC-based design of matched filter weighted algorithm for pulse compression system. Proceedings of the IEEE 11th International Conference on Signal Processing (ICSP), Beijing, China.","DOI":"10.1109\/ICoSP.2012.6491962"},{"key":"ref_655","doi-asserted-by":"crossref","unstructured":"Hai-bo, L., An-bo, J., Ling-yun, X., and Chun-yan, S. (2015, January 23\u201325). Edge Detection Using Matched Filter. Proceedings of the 27th Chinese Control and Decision Conference (CCDC), Qingdao, China.","DOI":"10.1109\/CCDC.2015.7162087"},{"key":"ref_656","doi-asserted-by":"crossref","first-page":"549","DOI":"10.1016\/j.compeleceng.2008.08.006","article-title":"Hierarchical matched filter based on FPGA for mobile systems","volume":"35","author":"Kadhim","year":"2009","journal-title":"Comput. Electr. Eng."},{"key":"ref_657","doi-asserted-by":"crossref","unstructured":"Xu, Y., and Shuang, K. (2011, January 15\u201317). Implementation of high order matched filter on a FPGA chip. Proceedings of the 4th International Congress on Image and Signal Processing, CISP 2011, Shanghai, China.","DOI":"10.1109\/CISP.2011.6100756"},{"key":"ref_658","unstructured":"Kniola, M., and Kawalec, A. (2017, January 14\u201316). Matched filter module as an application of modern FPGA in radar systems. Proceedings of the Annual Radioelectronic Systems Conference, Jachranka, Poland."},{"key":"ref_659","unstructured":"Annadurai, S. (2019, October 31). Fundamentals of Digital Image Processing. Available online: https:\/\/www.cis.rit.edu\/class\/simg361\/Notes_11222010.pdf."},{"key":"ref_660","unstructured":"Scharstein, D. (2003). View Synthesis Using Stereo Vision, Springer. Lecture Notes in Computer Science."},{"key":"ref_661","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1109\/TCSVT.2009.2026831","article-title":"FPGA Design and Implementation of a Real-Time Stereo Vision System","volume":"20","author":"Jin","year":"2010","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"key":"ref_662","doi-asserted-by":"crossref","first-page":"2678","DOI":"10.1109\/TC.2015.2506567","article-title":"A Low-Cost Real-Time Embedded Stereo Vision System for Accurate Disparity Estimation Based on Guided Image Filtering","volume":"65","author":"Ttofis","year":"2016","journal-title":"IEEE Trans. Comput."},{"key":"ref_663","doi-asserted-by":"crossref","first-page":"42030","DOI":"10.1109\/ACCESS.2018.2859445","article-title":"Real-Time Stereo Vision System: A Multi-Block Matching on CUP","volume":"6","author":"Chang","year":"2018","journal-title":"IEEE Access"},{"key":"ref_664","doi-asserted-by":"crossref","unstructured":"Ding, J., Liu, J., Zhou, W., Yu, H., Wang, Y., and Gong, X. (2011). Real-time stereo vision system using adaptive weight cost aggregation approach. Eurasip J. Image Video Process.","DOI":"10.1186\/1687-5281-2011-20"},{"key":"ref_665","doi-asserted-by":"crossref","first-page":"60","DOI":"10.1109\/TCSVT.2012.2203197","article-title":"Improved Census Transforms for Resource-Optimized Stereo Vision","volume":"23","author":"Fife","year":"2013","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"key":"ref_666","doi-asserted-by":"crossref","first-page":"494","DOI":"10.1016\/j.micpro.2015.08.002","article-title":"Analysis of the efficiency of the census transform algorithm implemented on FPGA","volume":"39","year":"2015","journal-title":"Microprocess. Microsyst."},{"key":"ref_667","doi-asserted-by":"crossref","unstructured":"Hadjitheophanous, S., Ttofis, C., Georghiades, A.S., and Theocharides, T. (2010, January 8\u201312). Towards Hardware Stereoscopic 3D Reconstruction A Real-Time FPGA Computation of the Disparity Map. Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE), Dresden, Germany.","DOI":"10.1109\/DATE.2010.5457096"},{"key":"ref_668","doi-asserted-by":"crossref","first-page":"929","DOI":"10.1109\/TCSVT.2013.2290575","article-title":"High Performance Stereo System for Dense 3-D Reconstruction","volume":"24","author":"Michailidis","year":"2014","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"key":"ref_669","doi-asserted-by":"crossref","first-page":"1563","DOI":"10.1109\/TCSVT.2015.2452781","article-title":"HW\/SW Codesign and FPGA Acceleration of Visual Odometry Algorithms for Rover Navigation on Mars","volume":"26","author":"Lentaris","year":"2016","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"key":"ref_670","doi-asserted-by":"crossref","first-page":"67","DOI":"10.1007\/s11263-007-0046-z","article-title":"Computer vision on Mars","volume":"75","author":"Matthies","year":"2007","journal-title":"Int. J. Comput. Vis."},{"key":"ref_671","doi-asserted-by":"crossref","unstructured":"Cho, J., Mirzaei, S., Oberg, J., and Kastner, R. (2009, January 22\u201324). FPGA-Based face detection system haar classifiers. Proceedings of the 7th ACM SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA\u201909, Monterey, CA, USA.","DOI":"10.1145\/1508128.1508144"},{"key":"ref_672","doi-asserted-by":"crossref","unstructured":"Gajjar, A., Yang, X., Wu, L., Koc, H., Unwala, I., Zhang, Y., and Feng, Y. (2018, January 27\u201329). An FPGA Synthesis of Face Detection Algorithm using HAAR Classifier. Proceedings of the 2nd International Conference on Algorithms, Computing and Systems (ICACS), Beijing, China.","DOI":"10.1145\/3242840.3242851"},{"key":"ref_673","doi-asserted-by":"crossref","unstructured":"Luo, R., and Liu, H.H. (2010, January 4\u20137). Design and implementation of efficient hardware solution based sub-window architecture of Haar classifiers for real-time detection of face biometrics. Proceedings of the 2010 IEEE International Conference on Mechatronics and Automation, ICMA 2010, Xi\u2019an, China.","DOI":"10.1109\/ICMA.2010.5589229"},{"key":"ref_674","doi-asserted-by":"crossref","unstructured":"Cho, J., Benson, B., Mirzaei, S., and Kastner, R. (2009, January 7\u20139). Parallelized Architecture of Multiple Classifiers for Face Detection. Proceedings of the 20th IEEE International Conference on Application-Specific Systems, Architectures and Processors, Boston, MA, USA.","DOI":"10.1109\/ASAP.2009.38"},{"key":"ref_675","doi-asserted-by":"crossref","first-page":"902","DOI":"10.1109\/TSMCB.2005.862728","article-title":"Real-time face detection and lip feature extraction using field-programmable gate arrays","volume":"36","author":"Nguyen","year":"2006","journal-title":"IEEE Trans. Syst. Man Cybern. Part C"},{"key":"ref_676","doi-asserted-by":"crossref","first-page":"158","DOI":"10.1109\/TII.2011.2173943","article-title":"Design and Implementation of a Pipelined Datapath for High-Speed Face Detection Using FPGA","volume":"8","author":"Jin","year":"2012","journal-title":"IEEE Trans. Ind. Inform."},{"key":"ref_677","doi-asserted-by":"crossref","unstructured":"Matai, J., Irturk, A., and Kastner, R. (2011, January 1\u20133). Design and Implementation of an FPGA-based Real-Time Face Recognition System. Proceedings of the IEEE 19th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), Salt Lake City, UT, USA.","DOI":"10.1109\/FCCM.2011.53"},{"key":"ref_678","doi-asserted-by":"crossref","unstructured":"Jin, S., Kim, D., Nguyen, T.T., June, B., Kim, D., and Jeon, J.W. (2009, January 7\u20139). An FPGA-based Parallel Hardware Architecture for Real-time Face Detection using a Face Certainty Map. Proceedings of the 20th IEEE International Conference on Application-Specific Systems, Architectures and Processors, Boston, MA, USA.","DOI":"10.1109\/ASAP.2009.36"},{"key":"ref_679","doi-asserted-by":"crossref","unstructured":"Wang, N.J., Chang, S.C., and Chou, P.J. (2012, January 7\u20139). A Real-time Multi-face Detection System Implemented on FPGA. Proceedings of the IEEE International Symposium on Intelligent Signal Processing and Communications Systems (ISPACS), New Taipei, Taiwan.","DOI":"10.1109\/ISPACS.2012.6473506"},{"key":"ref_680","doi-asserted-by":"crossref","unstructured":"Chen, Y.P., Liu, C.H., Chou, K.Y., and Wang, S.Y. (2016, January 9\u201311). Real-Time and low-memory multi-face detection system design based on naive Bayes classifier using FPGA. Proceedings of the 2016 International Automatic Control Conference, CACS 2016, Taichung, Taiwan.","DOI":"10.1109\/CACS.2016.7973875"},{"key":"ref_681","doi-asserted-by":"crossref","first-page":"392","DOI":"10.1587\/transinf.E95.D.392","article-title":"Fast AdaBoost-Based Face Detection System on a Dynamically Coarse Grain Reconfigurable Architecture","volume":"E95D","author":"Xiao","year":"2012","journal-title":"IEICE Trans. Inf. Syst."},{"key":"ref_682","doi-asserted-by":"crossref","first-page":"68","DOI":"10.1016\/j.ohx.2017.03.002","article-title":"An efficient and cost effective FPGA based implementation of the Viola-Jones face detection algorithm","volume":"1","author":"Irgens","year":"2017","journal-title":"HardwareX"},{"key":"ref_683","doi-asserted-by":"crossref","unstructured":"Ahilan, A., and James, E.A.K. (2011, January 14\u201316). Design and Implementation of Real time Car Theft Detection in FPGA. Proceedings of the 3rd International Conference on Advanced Computing (ICoAC), Chennai, India.","DOI":"10.1109\/ICoAC.2011.6165201"},{"key":"ref_684","doi-asserted-by":"crossref","unstructured":"Abbas, S.A., and Vicithra, G. (2016, January 23\u201325). Actualization of Face Detection in FPGA using Neural Network. Proceedings of the IEEE International Conference on Wireless Communications, Signal Processing and Networking (WiSPNET), Chennai, India.","DOI":"10.1109\/WiSPNET.2016.7566210"},{"key":"ref_685","doi-asserted-by":"crossref","unstructured":"Chaple, G., and Daruwala, R.D. (2014, January 3\u20135). Design of Sobel Operator based Image Edge Detection Algorithm on FPGA. Proceedings of the 3rd International Conference on Communications and Signal Processing (ICCSP), Melmaruvathur, India.","DOI":"10.1109\/ICCSP.2014.6949951"},{"key":"ref_686","doi-asserted-by":"crossref","unstructured":"Khalid, A.R., and Paily, R. (2012). FPGA implementation of high speed and low power architectures for image segmentation using sobel operators. J. Circuits Syst. Comput., 21.","DOI":"10.1142\/S0218126612500508"},{"key":"ref_687","doi-asserted-by":"crossref","unstructured":"Koyuncu, I., Cetin, O., Katircioglu, F., and Tuna, M. (2015, January 16\u201319). Edge Dedection Application With FPGA Based Sobel Operator. Proceedings of the 23nd Signal Processing and Communications Applications Conference (SIU), Malatya, Turkey.","DOI":"10.1109\/SIU.2015.7130211"},{"key":"ref_688","doi-asserted-by":"crossref","first-page":"84","DOI":"10.1016\/j.micpro.2017.10.011","article-title":"A FPGA based implementation of Sobel edge detection","volume":"56","author":"Nausheen","year":"2018","journal-title":"Microprocess. Microsyst."},{"key":"ref_689","doi-asserted-by":"crossref","unstructured":"Ben Amara, A., Pissaloux, E., and Atri, M. (2016, January 18\u201320). Sobel Edge Detection System Design and Integration on an FPGA Based HD Video Streaming Architecture. Proceedings of the 11th International Design and Test Symposium (IDT), Hammamet, Tunisia.","DOI":"10.1109\/IDT.2016.7843033"},{"key":"ref_690","doi-asserted-by":"crossref","unstructured":"Mahalle, A.G., and Shah, A.M. (2018, January 22\u201324). An Efficient Design for Canny Edge Detection Algorithm using Xilinx System Generator. Proceedings of the 3rd IEEE International Conference on Research in Intelligent and Computing in Engineering (RICE), San Salvador, EI Salvador.","DOI":"10.1109\/RICE.2018.8509063"},{"key":"ref_691","unstructured":"Mu, C., Dong, Q., Lian, J., and Peng, M. (2014, January 19\u201320). Embedded realization of a adaptive threshold edge detection base on Canny operator. Proceedings of the International Conference on Vehicle and Mechanical Engineering and Information Technology, VMEIT 2014, Beijing, China."},{"key":"ref_692","unstructured":"Xu, Z., Yuan, K., and He, W. (2011, January 15\u201317). An implementation method of Canny edge detection algorithm on FPGA. Proceedings of the 2011 International Conference on Electric Information and Control Engineering, ICEICE 2011, Wuhan, China."},{"key":"ref_693","doi-asserted-by":"crossref","unstructured":"Yasri, I., Hamid, N.H., and Ali, N.B.Z. (2012, January 12\u201314). VLSI Based Edge Detection Hardware Accelerator for Real Time Video Segmentation System. Proceedings of the 4th International Conference on Intelligent and Advanced Systems (ICIAS) and A Conference of World Engineering, Science and Technology Congress (ESTCON), Kuala Lumpur, Malaysia.","DOI":"10.1109\/ICIAS.2012.6306107"},{"key":"ref_694","doi-asserted-by":"crossref","unstructured":"Ontiveros-Robles, E., Gonzalez-Vazquez, J.L., Castro, J.R., and Castillo, O. (2016, January 24\u201329). A Hardware Architecture for Real-Time Edge Detection Based on Interval Type-2 Fuzzy Logic. Proceedings of the IEEE International Conference on Fuzzy Systems (FUZZ-IEEE), Vancouver, BC, Canada.","DOI":"10.1109\/FUZZ-IEEE.2016.7737770"},{"key":"ref_695","first-page":"517","article-title":"A FPGA-Based Hardware Architecture Approach for Real-Time Fuzzy Edge Detection","volume":"667","author":"Castro","year":"2017","journal-title":"Nat.-Inspired Des. Hybrid Intell. Syst."},{"key":"ref_696","unstructured":"Shukla, A.J., Patel, V., and Gajjar, N. (2015, January 26\u201328). Implementation of Edge Detection Algorithms in Real Time on FPGA. Proceedings of the 5th Nirma University International Conference on Engineering (NUiCONE), Ahmedabad, India."},{"key":"ref_697","doi-asserted-by":"crossref","first-page":"297","DOI":"10.14257\/ijmue.2016.11.2.29","article-title":"The real time infrared image acquisition and processing system design based on FPGA","volume":"11","author":"Jianying","year":"2016","journal-title":"Int. J. Multimed. Ubiquitous Eng."},{"key":"ref_698","unstructured":"Anderson, S., Dang, P., and Chau, P. (1999, January 25\u201326). Configurable hardware for image segmentation. Proceedings of the Conference on Machine Vision Applications in Industrial Inspection VII, San Jose, CA, USA."},{"key":"ref_699","first-page":"2536","article-title":"Hardware realization of canny edge detection algorithm for underwater image segmentation using field programmable gate arrays","volume":"12","author":"Raj","year":"2017","journal-title":"J. Eng. Sci. Technol."},{"key":"ref_700","doi-asserted-by":"crossref","first-page":"48","DOI":"10.1016\/j.sysarc.2009.11.004","article-title":"A soft multi-core architecture for edge detection and data analysis of microarray images","volume":"56","author":"Kornaros","year":"2010","journal-title":"J. Syst. Archit."},{"key":"ref_701","doi-asserted-by":"crossref","unstructured":"Sterpone, L., and Violante, M. (2007, January 1\u20133). A new FPGA-based edge detection system for the gridding of DNA microarray images. Proceedings of the 24th IEEE Instrumentation and Measurement Technology Conference, Warsaw, Poland.","DOI":"10.1109\/IMTC.2007.379114"},{"key":"ref_702","doi-asserted-by":"crossref","unstructured":"Kyrkou, C., Ttofis, C., and Theocharides, T. (2013). A Hardware Architecture for Real-Time Object Detection Using Depth and Edge Information. ACM Trans. Embed. Comput. Syst., 13.","DOI":"10.1145\/2539036.2539050"},{"key":"ref_703","doi-asserted-by":"crossref","unstructured":"Kyrkou, C., and Theocharides, T. (2016). Accelerating object detection via a visual-feature-directed search cascade: algorithm and field programmable gate array implementation. J. Electron. Imaging, 25.","DOI":"10.1117\/1.JEI.25.4.041013"},{"key":"ref_704","doi-asserted-by":"crossref","first-page":"1570","DOI":"10.1109\/JDT.2016.2611617","article-title":"VLSI Implementation of an Adaptive Block Partition Decision Object-Detection Design for Real-Time 4K2K Video Display","volume":"12","author":"Chen","year":"2016","journal-title":"J. Disp. Technol."},{"key":"ref_705","doi-asserted-by":"crossref","unstructured":"Naskar, R., and Chakraborty, R. (2014). Reversible Digital Watermarking: Theory and Practices, Morgan & Claypool Publishers. Synthesis Lectures on Information Security, Privacy, and Trust.","DOI":"10.1007\/978-3-031-02342-2"},{"key":"ref_706","doi-asserted-by":"crossref","first-page":"724","DOI":"10.1016\/j.jss.2010.12.012","article-title":"Real-time perceptual watermarking architectures for video broadcasting","volume":"84","author":"Mohanty","year":"2011","journal-title":"J. Syst. Softw."},{"key":"ref_707","doi-asserted-by":"crossref","unstructured":"Mohanty, S.P., Kougianos, E., Cai, W., and Ratnani, M. (2009, January 16\u201318). VLSI Architectures of Perceptual Based Video Watermarking for Real-Time Copyright Protection. Proceedings of the 10th International Symposium on Quality Electronic Design, San Jose, CA, USA.","DOI":"10.1109\/ISQED.2009.4810350"},{"key":"ref_708","doi-asserted-by":"crossref","unstructured":"Megalingam, R.K., Krishnan, V.B., Sarma, V.V., Mithun, M., and Srikumar, R. (2009, January 13\u201315). Hardware Implementation of Low Power, High Speed DCT\/IDCT Based Digital Image Watermarking. Proceedings of the International Conference on Computer Technology and Development, Kota Kinabalu, Malaysia.","DOI":"10.1109\/ICCTD.2009.195"},{"key":"ref_709","doi-asserted-by":"crossref","unstructured":"ElAraby, W.S., Madian, A.H., Ashour, M.A., and Wahdan, A.M. (2010, January 19\u201322). Hardware Realization of DC Embedding Video Watermarking Technique based on FPGA. Proceedings of the 22nd International Conference on Microelectronics (ICM 2010), Cairo, Egypt.","DOI":"10.1109\/ICM.2010.5696189"},{"key":"ref_710","doi-asserted-by":"crossref","unstructured":"Erozan, A.T., Baskir, S.G., and Ors, B. (2013, January 24\u201326). Hardware\/Software Codesign for Watermarking in DCT Domain. Proceedings of the 21st Signal Processing and Communications Applications Conference (SIU), Cyprus.","DOI":"10.1109\/SIU.2013.6531294"},{"key":"ref_711","first-page":"2196","article-title":"FPGA implementation of DWT for audio watermarking application","volume":"5","author":"Hampannavar","year":"2013","journal-title":"Int. J. Eng. Technol."},{"key":"ref_712","doi-asserted-by":"crossref","first-page":"181","DOI":"10.11591\/eei.v6i2.651","article-title":"Watermarking and cryptography based image authentication on reconfigurable platform","volume":"6","author":"Mulani","year":"2017","journal-title":"Bull. Electr. Eng. Inform."},{"key":"ref_713","first-page":"2321","article-title":"A Review of Image Enhancement Techniques in Image Processing","volume":"5","author":"Singh","year":"2013","journal-title":"Technol. Innov. Res."},{"key":"ref_714","doi-asserted-by":"crossref","first-page":"35","DOI":"10.1023\/B:VLSI.0000028532.53893.82","article-title":"Realization of the Contrast Limited Adaptive Histogram Equalization (CLAHE) for real-time image enhancement","volume":"38","author":"Reza","year":"2004","journal-title":"J. Vlsi Signal Process. Syst. Signal Image Video Technol."},{"key":"ref_715","first-page":"225","article-title":"Multiple sub-histogram equalization low light level image enhancement and realization on FPGA","volume":"7","author":"Chen","year":"2014","journal-title":"Chin. Opt."},{"key":"ref_716","unstructured":"Li, X., Ni, G., Cui, Y., Pu, T., and Zhong, Y. (1998, January 18\u201319). Real-time image histogram equalization using FPGA. Proceedings of the Conference on Electronic Imaging and Multimedia Systems II, Beijing, China."},{"key":"ref_717","unstructured":"Unal, B., and Akoglu, A. (September, January 29). Resource Efficient Real-Time Processing of Contrast Limited Adaptive Histogram Equalization. Proceedings of the 26th International Conference on Field-Programmable Logic and Applications (FPL), Lausanne, Switzerland."},{"key":"ref_718","doi-asserted-by":"crossref","unstructured":"Hines, G., Rahman, Z.U., Jobson, D., and Woodell, G. (2004, January 15\u201316). DSP implementation of the retinex image enhancement algorithm. Proceedings of the Visual Information Processing XIII, Orlando, FL, USA.","DOI":"10.1117\/12.544500"},{"key":"ref_719","doi-asserted-by":"crossref","unstructured":"Li, Y., Zhang, H., You, Y., and Sun, M. (2011, January 15\u201317). A multi-scale retinex implementation on FPGA for an outdoor application. Proceedings of the 4th International Congress on Image and Signal Processing, CISP 2011, Shanghai, China.","DOI":"10.1109\/CISP.2011.6100606"},{"key":"ref_720","doi-asserted-by":"crossref","unstructured":"Raj, A.S.M., and Supriya, M.H. (2015, January 18\u201320). Underwater Image Enhancement using Single Scale Retinex on a Reconfigurable Hardware. Proceedings of the International Symposium on Ocean Electronics (SYMPOL), Kochi, India.","DOI":"10.1109\/SYMPOL.2015.7581166"},{"key":"ref_721","first-page":"655","article-title":"Real-time image processing system for IRFPA based on FPGA","volume":"35","author":"Wang","year":"2006","journal-title":"Hongwai Yu Jiguang Gongcheng\/Infrared Laser Eng."},{"key":"ref_722","doi-asserted-by":"crossref","unstructured":"Zhong, S., Shi, D., Wang, B., and Li, X. (2011, January 4\u20136). An Improved Implementation of Infrared Focal Plane Image Enhancement Algorithm Based on FPGA. Proceedings of the 7th Symposium on Multispectral Image Processing and Pattern Recognition (MIPPR)\u2014Parallel Processing of Images and Optimization and Medical Imaging Processing, Guilin, China.","DOI":"10.1117\/12.901839"},{"key":"ref_723","doi-asserted-by":"crossref","unstructured":"Paolini, A., Bonnett, J., Kozacik, S., and Kelmelis, E. (2017, January 11). Development of an Embedded Atmospheric Turbulence Mitigation Engine. Proceedings of the Conference on Long-Range Imaging II, Anaheim, CA, USA.","DOI":"10.1117\/12.2263204"},{"key":"ref_724","doi-asserted-by":"crossref","unstructured":"Droege, D.R., Hardie, R.C., Allen, B.S., Dapore, A.J., and Blevins, J.C. (2012, January 24\u201326). A Real-Time Atmospheric Turbulence Mitigation and Super-Resolution Solution for Infrared Imaging Systems. Proceedings of the Conference on Infrared Imaging Systems\u2014Design, Analysis, Modeling, and Testing XXIII, Baltimore, MD, USA.","DOI":"10.1117\/12.920323"},{"key":"ref_725","doi-asserted-by":"crossref","first-page":"389","DOI":"10.1007\/s11554-011-0238-1","article-title":"FPGA-based architecture for real time segmentation and denoising of HD video","volume":"8","author":"Genovese","year":"2013","journal-title":"J.-Real-Time Image Process."},{"key":"ref_726","doi-asserted-by":"crossref","first-page":"1282","DOI":"10.1016\/j.cviu.2010.03.021","article-title":"Accelerated hardware video object segmentation: From foreground detection to connected components labelling","volume":"114","author":"Appiah","year":"2010","journal-title":"Comput. Vis. Image Underst."},{"key":"ref_727","doi-asserted-by":"crossref","unstructured":"Ratnayake, K., and Amer, A. (2006, January 8\u201311). An FPGA-based implementation of spatio-temporal object segmentation. Proceedings of the IEEE International Conference on Image Processing (ICIP 2006), Atlanta, GA, USA.","DOI":"10.1109\/ICIP.2006.312920"},{"key":"ref_728","doi-asserted-by":"crossref","unstructured":"Saha, S., Uddin, K.H., Islam, M.S., Jahiruzzaman, M., and Hossain, A.B.M.A. (2014, January 18\u201320). Implementation of Simplified Normalized Cut Graph Partitioning Algorithm on FPGA for Image Segmentation. Proceedings of the 8th International Conference on Software, Knowledge, Information Management and Applications (SKIMA), Dhaka, Bangladesh.","DOI":"10.1109\/SKIMA.2014.7083513"},{"key":"ref_729","doi-asserted-by":"crossref","first-page":"379","DOI":"10.1007\/s11554-014-0459-1","article-title":"A real-time, power-efficient architecture for mean-shift image segmentation","volume":"14","author":"Craciun","year":"2018","journal-title":"J.-Real-Time Image Process."},{"key":"ref_730","doi-asserted-by":"crossref","unstructured":"Cho, J.U., Jin, S.H., Pham, X.D., Jeon, J.W., Byun, J.E., and Kang, H. (2006, January 9\u201313). A real-time object tracking system using a particle filter. Proceedings of the IEEE\/RSJ International Conference on Intelligent Robots and Systems, Beijing, China.","DOI":"10.1109\/IROS.2006.282066"},{"key":"ref_731","doi-asserted-by":"crossref","first-page":"529","DOI":"10.1007\/s11277-015-2753-z","article-title":"IoTs Enable Active Contour Modeling Based Energy Efficient and Thermal Aware Object Tracking on FPGA","volume":"85","author":"Musavi","year":"2015","journal-title":"Wirel. Pers. Commun."},{"key":"ref_732","doi-asserted-by":"crossref","unstructured":"Liu, S., Papakonstantinou, A., Wang, H., and Chen, D. (2011, January 19\u201320). Real-time object tracking system on FPGAs. Proceedings of the 2011 Symposium on Application Accelerators in High-Performance Computing, SAAHPC 2011, Knoxville, TN, USA.","DOI":"10.1109\/SAAHPC.2011.22"},{"key":"ref_733","doi-asserted-by":"crossref","first-page":"1","DOI":"10.17654\/EC016010001","article-title":"Object tracking algorithm implementation for security applications","volume":"16","author":"Sivanantham","year":"2016","journal-title":"Far East J. Electron. Commun."},{"key":"ref_734","doi-asserted-by":"crossref","first-page":"681","DOI":"10.1016\/j.sysarc.2015.08.003","article-title":"Automatically controlled pan-tilt smart camera with FPGA based image analysis system dedicated to real-time tracking of a moving object","volume":"61","author":"Zawadzki","year":"2015","journal-title":"J. Syst. Archit."},{"key":"ref_735","doi-asserted-by":"crossref","first-page":"3299","DOI":"10.1109\/TIE.2011.2165451","article-title":"Multichannel Pulse-Coupled-Neural-Network-Based Color Image Segmentation for Object Detection","volume":"59","author":"Zhuang","year":"2012","journal-title":"IEEE Trans. Ind. Electron."},{"key":"ref_736","doi-asserted-by":"crossref","first-page":"46","DOI":"10.1109\/LES.2009.2034709","article-title":"SCoPE: Towards a systolic array for SVM object detection","volume":"1","author":"Kyrkou","year":"2009","journal-title":"IEEE Embed. Syst. Lett."},{"key":"ref_737","doi-asserted-by":"crossref","unstructured":"Kyrkou, C., and Theocharides, T. (2015, January 8\u201311). Accelerating FPGA-based object detection via a visual information extraction cascade. Proceedings of the 9th International Conference on Distributed Smart Cameras, ICDSC 2015, Seville, Spain.","DOI":"10.1145\/2789116.2789147"},{"key":"ref_738","doi-asserted-by":"crossref","first-page":"551","DOI":"10.1109\/TETC.2016.2520888","article-title":"A Novel Hardware Accelerator for Embedded Object Detection Applications","volume":"5","author":"Watson","year":"2017","journal-title":"IEEE Trans. Emerg. Top. Comput."},{"key":"ref_739","doi-asserted-by":"crossref","first-page":"1298","DOI":"10.1587\/transfun.E101.A.1298","article-title":"Hardware Architecture for High-Speed Object Detection Using Decision Tree Ensemble","volume":"E101A","author":"Mitsunari","year":"2018","journal-title":"IEICE Trans. Fundam. Electron. Commun. Comput. Sci."},{"key":"ref_740","doi-asserted-by":"crossref","first-page":"1034","DOI":"10.1109\/TVLSI.2010.2048224","article-title":"A Flexible Parallel Hardware Architecture for AdaBoost-Based Real-Time Object Detection","volume":"19","author":"Kyrkou","year":"2011","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref_741","doi-asserted-by":"crossref","first-page":"831","DOI":"10.1109\/TC.2011.113","article-title":"A Parallel Hardware Architecture for Real-Time Object Detection with Support Vector Machines","volume":"61","author":"Kyrkou","year":"2012","journal-title":"IEEE Trans. Comput."},{"key":"ref_742","doi-asserted-by":"crossref","unstructured":"Zhao, J., Huang, X., and Massoud, Y. (2014, January 22\u201325). An Efficient Real-Time FPGA Implementation for Object Detection. Proceedings of the 12th IEEE International New Circuits and Systems Conference (IEEE NEWCAS), Trois-Rivieres, QC, Canada.","DOI":"10.1109\/NEWCAS.2014.6934045"},{"key":"ref_743","doi-asserted-by":"crossref","first-page":"9232","DOI":"10.3390\/s101009232","article-title":"An Intelligent Architecture Based on Field Programmable Gate Arrays Designed to Detect Moving Objects by Using Principal Component Analysis","volume":"10","author":"Bravo","year":"2010","journal-title":"Sensors"},{"key":"ref_744","doi-asserted-by":"crossref","unstructured":"Chowdary, M.K., Babu, S.S., Babu, S.S., and Khan, H. (2013, January 3\u20135). FPGA Implementation of Moving Object Detection in Frames by Using Background Subtraction Algorithm. Proceedings of the 2nd IEEE International Conference on Communications and Signal Processing (ICCSP), Melmaruvathur, India.","DOI":"10.1109\/iccsp.2013.6577213"},{"key":"ref_745","doi-asserted-by":"crossref","unstructured":"Pagire, V.R., and Kulkarni, C.V. (2014, January 3\u20135). FPGA Based Moving Object Detection. Proceedings of the 4th International Conference on Computer Communication and Informatics (ICCCI), Coimbatore, India.","DOI":"10.1109\/ICCCI.2014.6921802"},{"key":"ref_746","doi-asserted-by":"crossref","unstructured":"Khan, A., Khan, M.U.K., Bilal, M., and Kyung, C.M. (2015, January 5\u20137). Hardware Architecture and Optimization of Sliding Window Based Pedestrian Detection on FPGA for High Resolution Images by Varying Local Features. Proceedings of the 23rd IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), Daejeon, Korea.","DOI":"10.1109\/VLSI-SoC.2015.7314406"},{"key":"ref_747","unstructured":"Miyoshi, T., and Shibata, T. (2010, January 19\u201323). A hardware-friendly object detection algorithm based on variable-block-size directional-edge histograms. Proceedings of the 2010 World Automation Congress, WAC 2010, Kobe, Japan."},{"key":"ref_748","unstructured":"Khan, A., Khan, M.U.K., Bilal, M., and Kyung, C.M. (2015, January 5\u20137). A Hardware Accelerator for Real Time Sliding Window Based Pedestrian Detection on High Resolution Images. Proceedings of the 23rd IFIP WG 10.5\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), Daejeon, Korea."},{"key":"ref_749","doi-asserted-by":"crossref","unstructured":"Zhang, P., Xu, Z., Liu, P., Zhao, Y., Wang, L., Ma, Y., and Wang, J. (2018, January 7\u20139). Real time object detection based on FPGA with big data. Proceedings of the 4th International Conference on Big Data Computing and Communications, BIGCOM 2018, Chicago, IL, USA.","DOI":"10.1109\/BIGCOM.2018.00015"},{"key":"ref_750","doi-asserted-by":"crossref","unstructured":"Genovese, M., Napoli, E., and Petra, N. (2014, January 5\u20136). Hardware Performance Versus Video Quality Trade-off for Gaussian Mixture Model based Background Identification Systems. Proceedings of the 6th International Conference on Digital Image Processing (ICDIP), Athens, Greece.","DOI":"10.1117\/12.2064404"},{"key":"ref_751","doi-asserted-by":"crossref","unstructured":"Genovese, M., Napoli, E., and Petra, N. (2010, January 19\u201322). OpenCV compatible real time processor for background foreground identification. Proceedings of the 22nd International Conference on Microelectronics (ICM 2010), Cairo, Egypt.","DOI":"10.1109\/ICM.2010.5696190"},{"key":"ref_752","doi-asserted-by":"crossref","unstructured":"Genovese, M., and Napoli, E. (2012, January 25\u201329). An FPGA-based real-time background identification circuit for 1080p video. Proceedings of the 8th International Conference on Signal Image Technology and Internet Based Systems (SITIS), Sorrento, Italy.","DOI":"10.1109\/SITIS.2012.55"},{"key":"ref_753","doi-asserted-by":"crossref","first-page":"462","DOI":"10.1016\/j.cviu.2004.10.002","article-title":"Hardware implementation of optical flow constraint equation using FPGAs","volume":"98","author":"Martin","year":"2005","journal-title":"Comput. Vis. Image Underst."},{"key":"ref_754","doi-asserted-by":"crossref","first-page":"38","DOI":"10.4304\/jmm.2.5.38-45","article-title":"FPGA-based real-time optical flow algorithm design and implementation","volume":"2","author":"Wei","year":"2007","journal-title":"J. Multimed."},{"key":"ref_755","doi-asserted-by":"crossref","first-page":"270","DOI":"10.1016\/j.micpro.2013.01.001","article-title":"An FPGA based high performance optical flow hardware design for computer vision applications","volume":"37","author":"Gultekin","year":"2013","journal-title":"Microprocess. Microsyst."},{"key":"ref_756","doi-asserted-by":"crossref","first-page":"206","DOI":"10.1109\/TCSVT.2016.2598703","article-title":"FPGA-Based Hardware Implementation of Real-Time Optical Flow Calculation","volume":"28","author":"Seyid","year":"2018","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"key":"ref_757","doi-asserted-by":"crossref","unstructured":"Allaoui, R., Mouane, H.H., Asrih, Z., Mars, S., El Hajjouji, I., and El Mourabit, A. (2017, January 15\u201318). FPGA-based implementation of Optical flow Algorithm. Proceedings of the 3rd International Conference on Electrical and Information Technologies (ICEIT), Rabat, Morocco.","DOI":"10.1109\/EITech.2017.8255246"},{"key":"ref_758","unstructured":"Tagzout, S., Achour, K., and Djekoune, O. (2000, January 11\u201313). Hough transform algorithm for FPGA implementation. Proceedings of the IEEE Annual Workshop on Signal Processing Systems: Design and Implementation, Lafayette, IN, USA."},{"key":"ref_759","doi-asserted-by":"crossref","first-page":"1419","DOI":"10.1109\/TVLSI.2011.2160002","article-title":"Resource-Efficient FPGA Architecture and Implementation of Hough Transform","volume":"20","author":"Chen","year":"2012","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref_760","doi-asserted-by":"crossref","unstructured":"Ruben Geninatti, S., Benavides Benitez, J.I., Hernandez Calvino, M., Guil Mata, N., and Gomez Luna, J. (2009, January 9\u201311). FPGA Implementation of the Generalized Hough Transform. Proceedings of the International Conference on Reconfigurable Computing and FPGAs, Cancun, Mexico.","DOI":"10.1109\/ReConFig.2009.78"},{"key":"ref_761","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1016\/j.ijleo.2016.12.064","article-title":"Incremental circle hough transform: An improved method for circle detection","volume":"133","author":"Djekoune","year":"2017","journal-title":"Optik"},{"key":"ref_762","doi-asserted-by":"crossref","first-page":"81","DOI":"10.1016\/j.nima.2016.07.020","article-title":"A novel approach to Hough Transform for implementation in fast triggers","volume":"834","author":"Pozzobon","year":"2016","journal-title":"Nucl. Instruments Methods Phys. Res. Sect. A Accel. Spectrometers Detect. Assoc. Equip."},{"key":"ref_763","doi-asserted-by":"crossref","unstructured":"Johl, J. (2003, January 5\u20138). Configurable hardware implementation of H.264 decoder. Proceedings of the Conference on Applications of Digital Image Processing XXVI, San Diego, CA, USA.","DOI":"10.1117\/12.508716"},{"key":"ref_764","doi-asserted-by":"crossref","first-page":"802","DOI":"10.1109\/TCSVT.2012.2223791","article-title":"Adaptive Computationally Scalable Motion Estimation for the Hardware H.264\/AVC Encoder","volume":"23","author":"Pastuszak","year":"2013","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"key":"ref_765","doi-asserted-by":"crossref","first-page":"437","DOI":"10.1109\/TVLSI.2010.2104166","article-title":"Cogeneration of Fast Motion Estimation Processors and Algorithms for Advanced Video Coding","volume":"20","author":"Nabina","year":"2012","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref_766","doi-asserted-by":"crossref","first-page":"391","DOI":"10.1007\/s11265-015-1021-5","article-title":"Optimization of the Adaptive Computationally-Scalable Motion Estimation and Compensation for the Hardware H.264\/AVC Encoder","volume":"82","author":"Pastuszak","year":"2016","journal-title":"J. Signal Process. Syst. Signal Image Video Technol."},{"key":"ref_767","doi-asserted-by":"crossref","first-page":"701","DOI":"10.1016\/j.aeue.2011.12.014","article-title":"Hardware implementation and validation of the fast variable block size motion estimation architecture for H.264\/AVC","volume":"66","author":"Arous","year":"2012","journal-title":"Aeu-Int. J. Electron. Commun."},{"key":"ref_768","first-page":"395","article-title":"Optimized implementation of H.264\/AVC motion estimation on a mixed architecture using synDEx-mix","volume":"11","author":"Feki","year":"2016","journal-title":"Int. Rev. Comput. Softw."},{"key":"ref_769","doi-asserted-by":"crossref","first-page":"2006","DOI":"10.1109\/TCE.2008.4711266","article-title":"A Novel Computational Complexity and Power Reduction Technique for H.264 Intra Prediction","volume":"54","author":"Parlak","year":"2008","journal-title":"IEEE Trans. Consum. Electron."},{"key":"ref_770","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1007\/s11265-013-0820-9","article-title":"Intra Prediction for the Hardware H.264\/AVC High Profile Encoder","volume":"76","author":"Roszkowski","year":"2014","journal-title":"J. Signal Process. Syst. Signal Image Video Technol."},{"key":"ref_771","doi-asserted-by":"crossref","first-page":"205","DOI":"10.1016\/j.micpro.2011.12.003","article-title":"Computation and power reduction techniques for H.264 intra prediction","volume":"36","author":"Adibelli","year":"2012","journal-title":"Microprocess. Microsyst."},{"key":"ref_772","first-page":"48","article-title":"A fast mode decision algorithm and its hardware design for H.264\/AVC intra prediction","volume":"437","author":"Wang","year":"2014","journal-title":"Commun. Comput. Inf. Sci."},{"key":"ref_773","doi-asserted-by":"crossref","first-page":"261","DOI":"10.1007\/s11265-008-0163-0","article-title":"FPGA Implementation of Integer Transform and Quantizer for H.264 Encoder","volume":"53","author":"Korah","year":"2008","journal-title":"J. Signal Process. Syst. Signal Image Video Technol."},{"key":"ref_774","unstructured":"Pastuszak, G. (June, January 27). Quantization selection in the high-throughput H. 264\/AVC encoder based on the RD. Proceedings of the Conference on Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments, Wilga, Poland."},{"key":"ref_775","first-page":"97","article-title":"DCT transform accelerator for image compression in vision Sensors [Akcelerator transformacji DCT do kompresji obrazu w sensorach wizyjnych]","volume":"91","author":"Klosowski","year":"2015","journal-title":"Prz. Elektrotechniczny"},{"key":"ref_776","doi-asserted-by":"crossref","unstructured":"Souza, R., Da, R.J.L., Agostini, L., and Porto, R. (2012, January 20\u201323). Optimized 16x16 discrete cosine transform architecture for homogeneity-based H.264\/AVC intra mode decision. Proceedings of the 8th Southern Programmable Logic Conference, SPL 2012, Bento Goncalves, Brazil.","DOI":"10.1109\/SPL.2012.6211789"},{"key":"ref_777","unstructured":"Koumaras, H., Kourtis, M., and Martakos, D. (2012, January 4\u20136). Benchmarking the encoding efficiency of H.265\/HEVC and H.264\/AVC. Proceedings of the 2012 Future Network Mobile Summit (FutureNetw), Berlin, Germany."},{"key":"ref_778","doi-asserted-by":"crossref","first-page":"377","DOI":"10.1049\/iet-cds.2014.0310","article-title":"High-speed low-power very-large-scale integration architecture for dual-standard deblocking filter","volume":"9","author":"Srinivasarao","year":"2015","journal-title":"IET Circuits Devices Syst."},{"key":"ref_779","doi-asserted-by":"crossref","unstructured":"Zhou, D., Wang, S., Sun, H., Zhou, J., Zhu, J., Zhao, Y., Zhou, J., Zhang, S., Kimura, S., and Yoshimura, T. (Febuary, January 31). 14.7 A 4Gpixel\/s 8\/10b H.265\/HEVC video decoder chip for 8K Ultra HD applications. Proceedings of the 2016 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2016.7418009"},{"key":"ref_780","doi-asserted-by":"crossref","unstructured":"Alcocer, E., Gutierrez, R., Lopez-Granado, O., and Malumbres, M. (2016). Design and implementation of an efficient hardware integer motion estimator for an HEVC video encoder. J. -Real-Time Image Process., 1\u201311.","DOI":"10.1007\/s11554-016-0572-4"},{"key":"ref_781","doi-asserted-by":"crossref","unstructured":"Nalluri, P., Alves, L.N., and Navarro, A. (2014, January 27\u201330). High speed sad architectures for variable block size motion estimation in hevc video coding. Proceedings of the IEEE International Conference on Image Processing (ICIP), Paris, France.","DOI":"10.1109\/ICIP.2014.7025246"},{"key":"ref_782","doi-asserted-by":"crossref","unstructured":"Sun, H., Zhou, L., Xu, H., Sun, T., and Wang, Y. (2015, January 1\u20133). A High-efficiency HEVC Entropy Decoding Hardware Architecture. Proceedings of the 2015 17th International Conference on Advanced Communication Technology (ICACT), PyeonhChang, South Africa.","DOI":"10.1109\/ICACT.2015.7224781"},{"key":"ref_783","doi-asserted-by":"crossref","first-page":"346","DOI":"10.1080\/13682199.2018.1477486","article-title":"An FPGA-friendly CABAC-encoding architecture with dataflow modelling programming","volume":"66","author":"Ding","year":"2018","journal-title":"Imaging Sci. J."},{"key":"ref_784","doi-asserted-by":"crossref","first-page":"72","DOI":"10.1109\/MMUL.2017.12","article-title":"Application-Specific Cache and Prefetching for HEVC CABAC Decoding","volume":"24","author":"Habermann","year":"2017","journal-title":"IEEE Multimed."},{"key":"ref_785","first-page":"759","article-title":"Design and implementation of the MPEG-2 multi-channel audio decoder","volume":"E79D","author":"Han","year":"1996","journal-title":"IEICE Trans. Inf. Syst."},{"key":"ref_786","doi-asserted-by":"crossref","first-page":"1383","DOI":"10.1109\/TCE.2003.1261244","article-title":"Reconfigurable hardware implementation of an improved parallel architecture for MPEG-4 motion estimation in mobile applications","volume":"49","author":"Gao","year":"2003","journal-title":"IEEE Trans. Consum. Electron."},{"key":"ref_787","unstructured":"Brzuchalski, G. (June, January 28). Huffman coding in Advanced Audio Coding standard. Proceedings of the Conference on Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments, Wilga, Poland."},{"key":"ref_788","unstructured":"Brzuchalski, G., and Pastuszak, G. (June, January 27). Energy Balance in Advanced Audio Coding Encoder bit-distortion loop algorithm. Proceedings of the Conference on Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments, Wilga, Poland."},{"key":"ref_789","doi-asserted-by":"crossref","first-page":"14638","DOI":"10.1109\/ACCESS.2017.2731902","article-title":"Fast and Parallel AAC Decoder Architecture for a Digital Radio Mondiale 30 Receiver","volume":"5","author":"Ibraheem","year":"2017","journal-title":"IEEE Access"},{"key":"ref_790","doi-asserted-by":"crossref","first-page":"231","DOI":"10.1007\/BF00133304","article-title":"Entropy CODEC from behavioral description based LSI-CAD for fully programmable image coding system","volume":"1","author":"Suzuki","year":"1996","journal-title":"Des. Autom. Embed. Syst."},{"key":"ref_791","doi-asserted-by":"crossref","unstructured":"Schumacher, P., Paluszkiewicz, M., Ballantyne, R., and Turney, R. (2003, January 5\u20138). An efficient JPEG2000 encoder implemented on a platform FPGA. Proceedings of the Conference on Applications of Digital Image Processing XXVI, San Diego, CA, USA.","DOI":"10.1117\/12.512542"},{"key":"ref_792","doi-asserted-by":"crossref","unstructured":"Schumacher, P. (2003, January 8\u201311). An efficient, optimized JPEG2000 tier-1 coder hardware implementation. Proceedings of the Conference on Visual Communications and Image Processing 2003, Lugano, Switzerland.","DOI":"10.1117\/12.503084"},{"key":"ref_793","unstructured":"Fatemi, O., and Asadzadeh, P. (2003, January 8\u201311). Novel efficient architecture for JPEG2000 Entropy coder. Proceedings of the Visual Communications and Image Processing 2003, Lugano, Switzerland."},{"key":"ref_794","unstructured":"Marcellin, M.W., Gormish, M.J., Bilgin, A., and Boliek, M.P. (2000, January 28\u201330). An overview of JPEG-2000. Proceedings of the DCC 2000. Data Compression Conference, Snowbird, UT, USA."},{"key":"ref_795","first-page":"928","article-title":"Bit plane-parallel coder for EBCOT and its VLSI architecture","volume":"27","author":"Liu","year":"2004","journal-title":"Jisuanji Xuebao\/Chin. J. Comput."},{"key":"ref_796","first-page":"2362","article-title":"Full pass-parallel architecture for EBCOT-Tier1 encoder in JPEG2000","volume":"28","author":"Zhu","year":"2006","journal-title":"Dianzi Yu Xinxi Xuebao\/J. Electron. Inf. Technol."},{"key":"ref_797","doi-asserted-by":"crossref","unstructured":"Ghodhbani, R., Saidani, T., Horrigue, L., and Atri, M. (2014, January 17\u201319). Analysis and Implementation of Parallel Causal Bit Plane Coding In JPEG2000 Standard. Proceedings of the World Congress on Computer Applications and Information Systems (WCCAIS), Hammamet, Tunisia.","DOI":"10.1109\/WCCAIS.2014.6916602"},{"key":"ref_798","doi-asserted-by":"crossref","unstructured":"Mert, Y.M., Yilmaz, O., Kazak, H.E., Karakus, K., Ismailoglu, N., and Oektem, R. (2013, January 12\u201314). Lossy Coding Improvement of EBCOT Design for Onboard JPEG2000 Image Compression. Proceedings of the 6th International Conference on Recent Advances in Space Technologies (RAST), Istanbul, Turkey.","DOI":"10.1109\/RAST.2013.6581296"},{"key":"ref_799","unstructured":"Sarawadekar, K., and Banerjee, S. (2009, January 24\u201328). A high speed bit plane coder for JPEG 2000 and it\u2019s FPGA implementation. Proceedings of the 17th European Signal Processing Conference, EUSIPCO 2009, Glasgow, UK."},{"key":"ref_800","first-page":"731","article-title":"Efficient DWT-EBCOT combined VLSI architecture with low memory for JPEG2000","volume":"31","author":"Guo","year":"2009","journal-title":"Dianzi Yu Xinxi Xuebao\/J. Electron. Inf. Technol."},{"key":"ref_801","unstructured":"O\u2019Reilly Media, I. (2012). Big Data Now: 2012 Edition, O\u2019Reilly Media."},{"key":"ref_802","doi-asserted-by":"crossref","first-page":"107","DOI":"10.1145\/1327452.1327492","article-title":"MapReduce: Simplified Data Processing on Large Clusters","volume":"51","author":"Dean","year":"2008","journal-title":"Commun. ACM"},{"key":"ref_803","doi-asserted-by":"crossref","unstructured":"Shan, Y., Wang, B., Yan, J., Wang, Y., Xi, N., and Yang, H. (2010, January 21\u201323). FPMR: Map Reduce Framework on FPGA A Case Study of RankBoost Acceleration. Proceedings of the 18th ACM International Symposium on Field-Programmable Gate Arrays, Monterey, CA, USA.","DOI":"10.1145\/1723112.1723129"},{"key":"ref_804","first-page":"1691","article-title":"MrHeter: improving MapReduce performance in heterogeneous environments","volume":"19","author":"Zhang","year":"2016","journal-title":"Clust. Comput.- J. Netw. Softw. Tools Appl."},{"key":"ref_805","doi-asserted-by":"crossref","first-page":"3547","DOI":"10.1109\/TPDS.2016.2537805","article-title":"Melia: A MapReduce Framework on OpenCL-Based FPGAs","volume":"27","author":"Wang","year":"2016","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"ref_806","doi-asserted-by":"crossref","unstructured":"Diamantopoulos, D., and Kachris, C. (2015, January 20\u201323). High-level Synthesizable Dataflow MapReduce Accelerator for FPGA-coupled Data Centers. Proceedings of the International Conference on Embedded Computer Systems Architectures Modeling and Simulation, Samos, Greece.","DOI":"10.1109\/SAMOS.2015.7363656"},{"key":"ref_807","doi-asserted-by":"crossref","first-page":"69","DOI":"10.1109\/LCA.2015.2458318","article-title":"A Coarse-Grained Reconfigurable Architecture for Compute-Intensive MapReduce Acceleration","volume":"15","author":"Liang","year":"2016","journal-title":"IEEE Comput. Archit. Lett."},{"key":"ref_808","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1016\/j.jpdc.2018.02.004","article-title":"Energy-efficient acceleration of MapReduce applications using FPGAs","volume":"119","author":"Neshatpour","year":"2018","journal-title":"J. Parallel Distrib. Comput."},{"key":"ref_809","unstructured":"Neshatpour, K., Malik, M., Ghodrat, M.A., Sasan, A., and Homayoun, H. (November, January 29). Energy-Efficient Acceleration of Big Data Analytics Applications Using FPGAs. Proceedings of the IEEE International Conference on Big Data, Santa Clara, CA, USA."},{"key":"ref_810","doi-asserted-by":"crossref","first-page":"357","DOI":"10.1007\/s11265-016-1108-7","article-title":"An FPGA-based Integrated MapReduce Accelerator Platform","volume":"87","author":"Kachris","year":"2017","journal-title":"J. Signal Process. Syst. Signal Image Video Technol."},{"key":"ref_811","first-page":"1","article-title":"On the effectiveness of accelerating MapReduce functions using the Xilinx Vivado HLS tool","volume":"6","author":"Sharafeddin","year":"2016","journal-title":"Int. J. High Perform. Syst. Archit."},{"key":"ref_812","unstructured":"Jain, V. (2017). Big Data and Hadoop, KHANNA Publishers."},{"key":"ref_813","doi-asserted-by":"crossref","unstructured":"Alhamali, A., Salha, N., Morcel, R., Ezzeddine, M., Hamdan, O., Akkary, H., and Hajj, H. (2015, January 14\u201317). FPGA-Accelerated Hadoop Cluster for Deep Learning Computations. Proceedings of the IEEE 15th International Conference on Data Mining Workshops (ICDMW), Atlantic City, NJ, USA.","DOI":"10.1109\/ICDMW.2015.148"},{"key":"ref_814","doi-asserted-by":"crossref","first-page":"191","DOI":"10.1145\/2608199","article-title":"Hadoop Extensions for Distributed Computing on Reconfigurable Active SSD Clusters","volume":"11","author":"Kaitoua","year":"2014","journal-title":"ACM Trans. Archit. Code Optim."},{"key":"ref_815","first-page":"125","article-title":"Evaluation of a low-power hadoop cluster based on the zynq arm-fpga soc","volume":"79","author":"Plugariu","year":"2017","journal-title":"Univ. Politeh. Buchar. Sci. Bull. Ser. -Electr. Eng. Comput. Sci."},{"key":"ref_816","unstructured":"Abdul Ghaffar Shoro, T.R.S. (2015). Big Data Analysis: Apache Spark Perspective. Glob. J. Comput. Sci. Technol., 15."},{"key":"ref_817","doi-asserted-by":"crossref","unstructured":"Hou, J., Zhu, Y., Kong, L., Wang, Z., Du, S., Song, S., and Huang, T. (2018, January 1\u20133). A Case Study of Accelerating Apache Spark with FPGA. Proceedings of the 17th IEEE International Conference on Trust, Security and Privacy in Computing and Communications and 12th IEEE International Conference on Big Data Science and Engineering, Trustcom\/BigDataSE 2018, New York, NY, USA.","DOI":"10.1109\/TrustCom\/BigDataSE.2018.00123"},{"key":"ref_818","doi-asserted-by":"crossref","unstructured":"Morcel, R., Ezzeddine, M., and Akkary, H. (2016, January 18\u201320). FPGA-based Accelerator for Deep Convolutional Neural Netw. for the SPARK Environment. Proceedings of the IEEE International Conference on Smart Cloud (IEEE SmartCloud), New York City, NY, USA.","DOI":"10.1109\/SmartCloud.2016.31"},{"key":"ref_819","doi-asserted-by":"crossref","unstructured":"Xekalaki, M., Fumero, J., and Kotselidis, C. (2018, January 10\u201313). Challenges and proposals for enabling dynamic heterogeneous execution of Big Data frameworks. Proceedings of the 10th IEEE International Conference on Cloud Computing Technology and Science (IEEE CloudCom), Nicosia, Cyprus.","DOI":"10.29007\/5rm2"},{"key":"ref_820","unstructured":"Hidri, K., Bilas, A., and Kozanitis, C. (2018, January 2\u20136). HetSpark: A Framework that Provides Heterogeneous Executors to Apache Spark. Proceedings of the 7th International Young Scientists Conference on Computational Science, YSC 2018, Heraklion, Greece."},{"key":"ref_821","doi-asserted-by":"crossref","first-page":"599","DOI":"10.1016\/j.micpro.2015.08.007","article-title":"A MapReduce scratchpad memory for multi-core cloud computing applications","volume":"39","author":"Kachris","year":"2015","journal-title":"Microprocess. Microsyst."},{"key":"ref_822","unstructured":"Muller, J. (2006). Elementary Functions: Algorithms and Implementation, Computer Science, Birkh\u00e4user Basel."},{"key":"ref_823","doi-asserted-by":"crossref","unstructured":"Tang, A., Yu, L., Han, F., and Zhang, Z. (2016, January 4\u20136). CORDIC-based FFT Real-time Processing Design and FPGA Implementation. Proceedings of the 12th IEEE International Colloquium on Signal Processing & its Applications (CSPA), Melaka, Malaysia.","DOI":"10.1109\/CSPA.2016.7515837"},{"key":"ref_824","doi-asserted-by":"crossref","first-page":"181","DOI":"10.1007\/s11265-007-0146-6","article-title":"Efficient mapping of CORDIC algorithm for OFDM-based WLAN","volume":"52","author":"Angarita","year":"2008","journal-title":"J. Signal Process. Syst. Signal Image Video Technol."},{"key":"ref_825","doi-asserted-by":"crossref","first-page":"952","DOI":"10.1093\/ietcom\/e89-b.3.952","article-title":"A compact CORDIC algorithm for synchronization of carrier frequency offset in OFDM modems","volume":"E89B","author":"Lee","year":"2006","journal-title":"IEICE Trans. Commun."},{"key":"ref_826","doi-asserted-by":"crossref","unstructured":"Jain, N., and Mishra, B. (2015, January 27\u201329). DCT and CORDIC on a Novel Configurable Hardware. Proceedings of the IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia), Hyderabad, India.","DOI":"10.1109\/PrimeAsia.2015.7450469"},{"key":"ref_827","doi-asserted-by":"crossref","unstructured":"Mane, M., Patil, D., Sutaone, M.S., and Sadalage, A. (2014, January 17\u201318). Implementation of DCT using variable iterations CORDIC algorithm on FPGA. Proceedings of the First International Conference on Computational Systems and Communications (ICCSC), Trivandrum, India.","DOI":"10.1109\/COMPSC.2014.7032682"},{"key":"ref_828","doi-asserted-by":"crossref","unstructured":"Pereira, K., Athanas, P., Lin, H., and Feng, W. (December, January 30). Spectral method characterization on FPGA and GPU accelerators. Proceedings of the 2011 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2011, Cancun, Mexico.","DOI":"10.1109\/ReConFig.2011.83"},{"key":"ref_829","doi-asserted-by":"crossref","unstructured":"Palsodkar, P., and Gurjar, A. (2014, January 6\u20138). Improved Fused Floating Point Add-Subtract and Multiply-Add Unit for FFT Implementation. Proceedings of the 2nd International Conference on Devices, Circuits and Systems (ICDCS), Combiatore, India.","DOI":"10.1109\/ICDCSyst.2014.6926157"},{"key":"ref_830","doi-asserted-by":"crossref","unstructured":"Palsodkar, P., and Gurjar, A. (2014, January 13\u201314). Improved Fused Floating Point Add-Subtract Unit for FFT Implementation. Proceedings of the International Conference on Electronics and Communication Systems (ICECS), Coimbatore, India.","DOI":"10.1109\/ECS.2014.6892640"},{"key":"ref_831","doi-asserted-by":"crossref","first-page":"20","DOI":"10.1016\/j.jpdc.2017.09.010","article-title":"Floating-point accelerator for biometric recognition on FPGA embedded systems","volume":"112","year":"2018","journal-title":"J. Parallel Distrib. Comput."},{"key":"ref_832","doi-asserted-by":"crossref","unstructured":"Kim, J.S., and Jung, S. (2007, January 5\u20136). Implementation of neural network hardware based on a floating point operation in an FPGA - art. no. 679451. Proceedings of the 4th International Conference on Metronics and Information Technology (ICMIT 2007), Gifu, Japan.","DOI":"10.1117\/12.784122"},{"key":"ref_833","doi-asserted-by":"crossref","unstructured":"Renteria-Cedano, J.A., Aguilar-Lobo, L.M., Ortega-Cisneros, S., Loo-Yau, J.R., and Raygoza-Panduro, J.J. (2014, January 1\u20135). FPGA Implementation of a NARX Network for Modeling Nonlinear Systems. Proceedings of the 19th Iberoamerican Congress on Pattern Recognition (CIARP), Puerto Vallarta, Mexico.","DOI":"10.1007\/978-3-319-12568-8_11"},{"key":"ref_834","doi-asserted-by":"crossref","unstructured":"Rane, S.M., Wagh, T., and Malathi, P. (2014, January 1\u20132). FPGA Implementation of Addition\/Subtraction Module for Double Precision Floating Point Numbers Using Verilog. Proceedings of the International Conference on Advances in Engineering and Technology Research (ICAETR), Unnao, India.","DOI":"10.1109\/ICAETR.2014.7012850"},{"key":"ref_835","doi-asserted-by":"crossref","unstructured":"Ramesh, A.P., Tilak, A.V.N., and Prasad, A.M. (2013, January 7\u20139). An FPGA Based High Speed IEEE-754 Double Precision Floating Point Multiplier U sing Verilog. Proceedings of the International Conference on Emerging Trends in VLSI, Embedded System, Nano Electronics and Telecommunication System (ICEVENT), Tiruvannamalai, India.","DOI":"10.1109\/ICEVENT.2013.6496575"},{"key":"ref_836","doi-asserted-by":"crossref","unstructured":"Zhou, J., Dou, Y., Lei, Y., Xu, J., and Dong, Y. (2008, January 25\u201327). Double Precision Hybrid-Mode Floating-Point FPGA CORDIC Co-processor. Proceedings of the 10th IEEE International Conference on High Performance Computing and Communications, Dalian Univ Technol, Dalian, China.","DOI":"10.1109\/HPCC.2008.14"},{"key":"ref_837","doi-asserted-by":"crossref","unstructured":"Duarte, R., Neto, H., and Vestias, M. (2009, January 27\u201329). Double-precision Gauss-Jordan Algorithm with Partial Pivoting on FPGAs. Proceedings of the 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools, Patras, Greece.","DOI":"10.1109\/DSD.2009.199"},{"key":"ref_838","unstructured":"Hauck, S., and Dehon, A. (2008). Chapter 24\u2014Distributed Arithmetic. Reconfigurable Computing, Systems on Silicon, Morgan Kaufmann."},{"key":"ref_839","doi-asserted-by":"crossref","first-page":"1233","DOI":"10.1142\/S0218126604001970","article-title":"Novel design and FPGA implementation of DA-RNS FIR filters","volume":"13","author":"Wang","year":"2004","journal-title":"J. Circuits Syst. Comput."},{"key":"ref_840","doi-asserted-by":"crossref","unstructured":"Krishnaveni, K., Ranjith, C., and Rani, S.P.J.V. (2016, January 19\u201321). Evolvable Hardware Architecture Using Genetic Algorithm for Distributed Arithmetic FIR Filter. Proceedings of the International Conference on Artificial Intelligence and Evolutionary Computations in Engineering Systems (ICAIECES), Chennai, India.","DOI":"10.1007\/978-981-10-3174-8_26"},{"key":"ref_841","doi-asserted-by":"crossref","unstructured":"Das, G., Maity, K., and Sau, S. (2018, January 21\u201323). Hardware Implementation of Parallel FIR Filter Using Modified Distributed Arithmetic. Proceedings of the 2nd Annual International Conference on Data Science and Business Analytics, ICDSBA 2018, ChangSha, China.","DOI":"10.1109\/ICDSBA.2018.00015"},{"key":"ref_842","unstructured":"Pai, A., Benkrid, K., and Crookes, D. (2005, January 4\u20136). Embedded reconfigurable DCT architectures using adder-based distributed arithmetic. Proceedings of the 7th International Workshop on Computer Architecture for Machine Perception, Palermo, Italy."},{"key":"ref_843","doi-asserted-by":"crossref","unstructured":"Elias, T.S., and Dhanusha, P.B. (2014, January 10\u201311). Area Efficient Fully Parallel Distributed Arithmetic Architecture for One-Dimensional Discrete Cosine Transform. Proceedings of the International Conference on Control, Instrumentation, Communication and Computational Technologies (ICCICCT), Kanyakumari, India.","DOI":"10.1109\/ICCICCT.2014.6992973"},{"key":"ref_844","first-page":"1278","article-title":"An optimised distributed arithmetic architecture for 8x8 DTT","volume":"7","author":"Senapati","year":"2015","journal-title":"Int. J. Eng. Technol."},{"key":"ref_845","doi-asserted-by":"crossref","unstructured":"Nair, M., Mamatha, I., and Tripathi, S. (2018, January 21\u201323). Distributed arithmetic based hybrid architecture for multiple transforms. Proceedings of the International Conference on Signal Processing and Communication, ICSC 2018, Uttar Pradesh, India.","DOI":"10.1007\/978-981-13-2553-3_22"},{"key":"ref_846","doi-asserted-by":"crossref","unstructured":"Jing, C., and Bin, H.Y. (2007, January 16\u201318). Efficient wavelet transform on FPGA using advanced distributed arithmetic. Proceedings of the 8th International Conference on Electronic Measurement and Instruments, Xi\u2019an, China.","DOI":"10.1109\/ICEMI.2007.4350730"},{"key":"ref_847","unstructured":"Papadhopulli, I., and Cico, B. (2012, January 12\u201315). Implementation in FPGA of 3D discrete wavelet transform for imaging noise removal. Proceedings of the 4th ICT Innovations Conference on Secure and Intelligent Systems, Ohrid, North Macedonia."},{"key":"ref_848","doi-asserted-by":"crossref","unstructured":"Shah, D., and Vithlani, C. (2011, January 8\u201310). FPGA realization of DA-based 2D-discrete wavelet transform for the proposed image compression approach. Proceedings of the 2011 Nirma University International Conference on Engineering: Current Trends in Technology, NUiCONE 2011, Gujarat, India.","DOI":"10.1109\/NUiConE.2011.6153233"},{"key":"ref_849","unstructured":"Liao, H., Yin, M., and Cheng, Y. (2004, January 1\u20135). A parallel implementation of the Smith-Waterman algorithm for massive sequences searching. Proceedings of the 26th Annual International Conference of the IEEE-Engineering-in-Medicine-and-Biology-Society, San Francisco, CA, USA."},{"key":"ref_850","doi-asserted-by":"crossref","unstructured":"Hasan, L., Al-Ars, Z., Nawaz, Z., and Bertels, K. (2008, January 20\u201322). Hardware implementation of the smith-waterman algorithm using recursive variable expansion. Proceedings of the 2008 3rd International Design and Test Workshop, IDT 2008, Monastir, Tunisia.","DOI":"10.1109\/IDT.2008.4802483"},{"key":"ref_851","doi-asserted-by":"crossref","unstructured":"Marmolejo-Tejada, J.M., Trujillo-Olaya, V., Renteria-Mejia, C.P., and Velasco-Medina, J. (2014, January 25\u201328). Hardware Implementation of the Smith-Waterman Algorithm using a Systolic Architecture. Proceedings of the IEEE 5th Latin American Symposium on Circuits and Systems (LASCAS), Santiago, Chile.","DOI":"10.1109\/LASCAS.2014.6820284"},{"key":"ref_852","first-page":"29","article-title":"FPGA-based smith-waterman algorithm accelerator with backtracking","volume":"31","author":"Zou","year":"2009","journal-title":"Guofang Keji Daxue Xuebao\/J. Natl. Univ. Def. Technol."},{"key":"ref_853","doi-asserted-by":"crossref","first-page":"1267","DOI":"10.1109\/TPDS.2009.165","article-title":"A High-Performance Heterogeneous Computing Platform for Biological Sequence Analysis","volume":"21","author":"Meng","year":"2010","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"ref_854","doi-asserted-by":"crossref","unstructured":"Al Junid, S.A.M., Haron, M.A., Abd Majid, Z., Halim, A.K., Osman, F.N., and Hashim, H. (2009, January 25\u201327). Development of Novel Data Compression Technique for Accelerate DNA Sequence Alignment Based on Smith-Waterman Algorithm. Proceedings of the 3rd UKSim European Symposium on Computer Modeling and Simulation, Athens, Greece.","DOI":"10.1109\/EMS.2009.93"},{"key":"ref_855","first-page":"467","article-title":"Importance of aho-corasick string matching algorithm in real world applications","volume":"4","author":"Hasib","year":"2013","journal-title":"Int. J. Comput. Sci. Inf. Technol."},{"key":"ref_856","doi-asserted-by":"crossref","unstructured":"Baker, Z., and Prasanna, V. (2006, January 26\u201328). High-throughput linked-pattern matching for intrusion detection systems. Proceedings of the 2005 Symposium on Architectures for Networking and Communications Systems, ANCS 2005, Princeton, NJ, USA.","DOI":"10.1145\/1095890.1095918"},{"key":"ref_857","doi-asserted-by":"crossref","unstructured":"Pandey, A., and Khare, N. (2012, January 13\u201315). String matching technique based on hardware: A comparative analysis. Proceedings of the 2nd International Conference on Advances in Computing and Information Technology, ACITY-2012, Chennai, India.","DOI":"10.1007\/978-3-642-31513-8_35"},{"key":"ref_858","doi-asserted-by":"crossref","first-page":"2322","DOI":"10.1109\/TC.2012.105","article-title":"Traffic-Aware Design of a High-Speed FPGA Network Intrusion Detection System","volume":"62","author":"Pontarelli","year":"2013","journal-title":"IEEE Trans. Comput."},{"key":"ref_859","doi-asserted-by":"crossref","unstructured":"Dominguez, A., Carballo, P.P., and Nunez, A. (2017, January 12\u201314). Programmable SoC platform for Deep Packet Inspection using enhanced Boyer-Moore algorithm. Proceedings of the 12th International Symposium on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC), Madrid, Spain.","DOI":"10.1109\/ReCoSoC.2017.8016159"},{"key":"ref_860","first-page":"305","article-title":"A Fast and Accurate Hardware String Matching Module with Bloom Filters","volume":"28","author":"Zengin","year":"2017","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"ref_861","doi-asserted-by":"crossref","unstructured":"Meghana, V., Suresh, M., Sandhya, S., Aparna, R., and Gururaj, C. (2016, January 20\u201321). SoC Implementation of Network Intrusion Detection Using Counting Bloom Filter. Proceedings of the IEEE International Conference on Recent Trends in Electronics, Information and Communication Technology (RTEICT), Bengaluru, India.","DOI":"10.1109\/RTEICT.2016.7808154"},{"key":"ref_862","doi-asserted-by":"crossref","first-page":"1990","DOI":"10.1109\/TCAD.2006.873887","article-title":"Accuracy-guaranteed bit-width optimization","volume":"25","author":"Lee","year":"2006","journal-title":"IEEE Trans.-Comput.-Aided Des. Integr. Circuits Syst."},{"key":"ref_863","doi-asserted-by":"crossref","unstructured":"Jin, R., Jiang, J., and Dou, Y. (2017, January 3\u20137). Accuracy Evaluation of Long Short Term Memory Network Based Language Model with Fixed-Point Arithmetic. Proceedings of the 13th International Symposium on Applied Reconfigurable Computing (ARC), Delft, The Netherlands.","DOI":"10.1007\/978-3-319-56258-2_24"},{"key":"ref_864","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1016\/j.ieri.2014.08.005","article-title":"Design and Performance Analysis of Fixed-Point Jacobi SVD Algorithm on Reconfigurable System","volume":"7","author":"Mohanty","year":"2014","journal-title":"IERI Procedia"},{"key":"ref_865","unstructured":"Jerez, J.L., Constantinides, G.A., and Kerrigan, E.C. (May, January 29). Fixed Point Lanczos: Sustaining TFLOP-equivalent Performance in FPGAs for Scientific Computing. Proceedings of the 20th IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM), Toronto, ON, Canada."},{"key":"ref_866","doi-asserted-by":"crossref","first-page":"1222","DOI":"10.1002\/cta.2159","article-title":"Development of numerical linear algebra algorithms in dynamic fixed-point format: a case study of Lanczos tridiagonalization","volume":"44","author":"Pradhan","year":"2016","journal-title":"Int. J. Circuit Theory Appl."},{"key":"ref_867","doi-asserted-by":"crossref","unstructured":"Jiang, J., Hu, R., Lujan, M., and Dou, Y. (2013, January 25\u201327). Empirical Evaluation of Fixed-Point Arithmetic for Deep Belief Networks. Proceedings of the 9th International Applied Reconfigurable Computing Symposium (ARC), Los Angeles, CA, USA.","DOI":"10.1007\/978-3-642-36812-7_28"},{"key":"ref_868","doi-asserted-by":"crossref","unstructured":"Jiang, J., Hu, R., and Lujan, M. (2013, January 22\u201326). A flexible memory controller supporting deep belief networks with fixed-point arithmetic. Proceedings of the 2013 IEEE 37th Annual Computer Software and Applications Conference, COMPSAC 2013, Boston, MA, USA.","DOI":"10.1109\/IPDPSW.2013.98"},{"key":"ref_869","unstructured":"Gupta, A. (2004). The Power of Vedic Maths, Jaico Publishing House."},{"key":"ref_870","doi-asserted-by":"crossref","unstructured":"Tiwari, H.D., Gankhuyag, G., Kim, C.M., and Cho, Y.B. (2008, January 24\u201325). Multiplier design based on ancient Indian Vedic Mathematics. Proceedings of the International SoC Design Conference 2008, Busan, Korea.","DOI":"10.1109\/SOCDC.2008.4815685"},{"key":"ref_871","doi-asserted-by":"crossref","unstructured":"Mehta, P., and Gawali, D. (2009, January 28\u201329). Conventional versus Vedic mathematical method for hardware implementation of a multiplier. Proceedings of the International Conference on Advances in Computing, Control and Telecommunication Technologies, ACT 2009, Trivandrum, Kerala, India.","DOI":"10.1109\/ACT.2009.162"},{"key":"ref_872","doi-asserted-by":"crossref","unstructured":"Kunchigi, V., Kulkarni, L., and Kulkarni, S. (2012, January 15\u201316). High speed and area efficient vedic multiplier. Proceedings of the 2012 International Conference on Devices, Circuits and Systems, ICDCS 2012, Coimbatore, India.","DOI":"10.1109\/ICDCSyst.2012.6188747"},{"key":"ref_873","doi-asserted-by":"crossref","unstructured":"Huddar, S.R., Rao, S., Kalpana, M., and Mohan, S. (2013, January 22\u201323). Novel High Speed Vedic Mathematics Multiplier using Compressors. Proceedings of the IEEE International Multi Conference on Automation, Computing, Control, Communication and Compressed Sensing (iMac4s), Kottayam, India.","DOI":"10.1109\/iMac4s.2013.6526456"},{"key":"ref_874","doi-asserted-by":"crossref","first-page":"281","DOI":"10.14257\/ijca.2016.9.5.27","article-title":"Low power squarer design using Ekadhikena Purvena on 28nm FPGA","volume":"9","author":"Verma","year":"2016","journal-title":"Int. J. Control Autom."},{"key":"ref_875","first-page":"35","article-title":"HSTL IO standard based energy efficient multiplier design using Nikhilam navatashcaramam dashatah on 28nm FPGA","volume":"8","author":"Madhok","year":"2015","journal-title":"Int. J. Control Autom."},{"key":"ref_876","unstructured":"Thapliyal, H., and Arabnia, H. (2004, January 21\u201324). A time-area-power efficient multiplier and square architecture based on ancient Indian Vedic Mathematics. Proceedings of the Internation Conference on Embedded Systems and Applications\/International Conference on VLSI, Las Vegas, NV, USA."},{"key":"ref_877","doi-asserted-by":"crossref","unstructured":"Ammendola, R., Biagioni, A., Frezza, O., Lamanna, G., Lonardo, A., Lo Cicero, F., Paolucci, P.S., Pantaleo, F., Rossetti, D., and Simula, F. (2014). NaNet: a flexible and configurable low-latency NIC for real-time trigger systems based on GPUs. J. Instrum., 9.","DOI":"10.1088\/1748-0221\/9\/02\/C02023"},{"key":"ref_878","doi-asserted-by":"crossref","unstructured":"Galli, L., Baldini, A., Cattaneo, P.W., Cei, F., De Gerone, M., Dussoni, S., Gatti, F., Grassi, M., Morsani, F., and Nicolo, D. (2014). Operation and performance of the trigger system of the MEG experiment. J. Instrum., 9.","DOI":"10.1088\/1748-0221\/9\/04\/P04022"},{"key":"ref_879","doi-asserted-by":"crossref","unstructured":"Clemencio, F., Blanco, A., Carolino, N., and Loureiro, C. (2018). The trigger system of a large area RPC TOF-tracker muon telescope. J. Instrum., 13.","DOI":"10.1088\/1748-0221\/13\/08\/T08001"},{"key":"ref_880","doi-asserted-by":"crossref","unstructured":"Duarte, J., Han, S., Harris, P., Jindariani, S., Kreinar, E., Kreis, B., Ngadiuba, J., Pierini, M., Rivera, R., and Tran, N. (2018). Fast inference of deep Neural Netw. in FPGAs for particle physics. J. Instrum., 13.","DOI":"10.1088\/1748-0221\/13\/07\/P07027"},{"key":"ref_881","doi-asserted-by":"crossref","unstructured":"Andrei, V., Hanke, P., Jongmanns, J., Khomich, A., Meier, K., Schmitt, K., Schultz-Coulon, H.C., Stamen, R., Stock, P., and Wessels, M. (2012). The upgrade of the PreProcessor system of the ATLAS level-1 calorimeter trigger. J. Instrum., 7.","DOI":"10.1088\/1748-0221\/7\/12\/C12026"},{"key":"ref_882","doi-asserted-by":"crossref","unstructured":"Anderson, J., Andreani, A., Andreazza, A., Annovi, A., Atkinson, M., Auerbach, B., Beretta, M., Bevacqua, V., Blair, R., and Blazey, G. (2012). FTK: a Fast Track Trigger for ATLAS. J. Instrum., 7.","DOI":"10.1088\/1748-0221\/7\/10\/C10002"},{"key":"ref_883","doi-asserted-by":"crossref","unstructured":"Bauss, B., Buescher, V., Degele, R., Ji, W., Moritz, S., Reiss, A., Schaefer, U., Simioni, E., Tapprogge, S., and Wenzel, V. (2012). An FPGA based Topological Processor prototype for the ATLAS Level-1 Trigger upgrade. J. Instrum., 7.","DOI":"10.1088\/1748-0221\/7\/12\/C12007"},{"key":"ref_884","doi-asserted-by":"crossref","unstructured":"Annovi, A., Beretta, M., Bogdan, M., Cipriani, R., Citraro, S., Faulkner, G., Gatta, M., Giannetti, P., Lanza, A., and Luciano, P. (2014). Design of a hardware track finder (Fast TracKer) for the ATLAS trigger. J. Instrum., 9.","DOI":"10.1088\/1748-0221\/9\/01\/C01045"},{"key":"ref_885","doi-asserted-by":"crossref","first-page":"456","DOI":"10.1016\/j.micpro.2006.12.003","article-title":"An efficient CSA architecture for montgomery modular multiplication","volume":"31","author":"Zhang","year":"2007","journal-title":"Microprocess. Microsyst."},{"key":"ref_886","doi-asserted-by":"crossref","first-page":"299","DOI":"10.1016\/S0167-9260(04)00060-4","article-title":"A hardware version of the RSA using the Montgomery\u2019s algorithm with systolic arrays","volume":"38","author":"Alkar","year":"2004","journal-title":"Integr. Vlsi J."},{"key":"ref_887","doi-asserted-by":"crossref","unstructured":"Lee, J.W., Chung, S.C., Chang, H.C., and Lee, C.Y. (2012, January 9\u201312). An Efficient Countermeasure against Correlation Power-Analysis Attacks with Randomized Montgomery Operations for DF-ECC Processor. Proceedings of the 14th International Workshop on Cryptographic Hardware and Embedded Systems (CHES), Leuven, Belgium.","DOI":"10.1007\/978-3-642-33027-8_32"},{"key":"ref_888","doi-asserted-by":"crossref","unstructured":"Wang, W., and Huang, X. (2013, January 10\u201312). A Novel Fast Modular Multiplier Architecture for 8,192-bit RSA Cryposystem. Proceedings of the IEEE Conference on High Performance Extreme Computing (HPEC), Waltham, MA, USA.","DOI":"10.1109\/HPEC.2013.6670320"},{"key":"ref_889","unstructured":"Peddapelli, S. (2016). Pulse Width Modulation: Analysis and Performance in Multilevel Inverters, De Gruyter."},{"key":"ref_890","unstructured":"Mekhilef, S., and Rahim, N. (2002, January 28\u201331). Xilinx FPGA based three-phase PWM inverter and its application for utility connected PV system. Proceedings of the 2002 IEEE Region 10 Conference on Computers, Communications, Control and Power Engineering, Beijing, China."},{"key":"ref_891","doi-asserted-by":"crossref","first-page":"62","DOI":"10.1002\/eej.10330","article-title":"Novel three-phase current-regulated digital PWM and its behavioral analysis","volume":"150","author":"Ohshima","year":"2005","journal-title":"Electr. Eng. Jpn."},{"key":"ref_892","first-page":"271","article-title":"Generation of three-phase PWM inverter using xilinx FPGA and its application for utility connected PV system","volume":"17","author":"Mekhilef","year":"2004","journal-title":"Int. J. Eng. Trans. B Appl."},{"key":"ref_893","doi-asserted-by":"crossref","unstructured":"Sontakke, J.A., and Choudhary, G. (2017, January 27\u201328). Design of Digital Controller Using Pole Placement Technique for Single Phase PWM Inverter and Its Implementation on FPGA. Proceedings of the International Conference on Nascent Technologies in Engineering (ICNTE), Vashi, India.","DOI":"10.1109\/ICNTE.2017.7947935"},{"key":"ref_894","unstructured":"Xiaoming, Z., Feng, S., and Yunping, C. (2007, January 3\u20136). A repetitive learning boost converter control of neutral line active power filter based on FPGA and DSP. Proceedings of the 8th International Power Engineering Conference, IPEC 2007, Singapore."},{"key":"ref_895","doi-asserted-by":"crossref","unstructured":"Batarseh, M.G., Shoubaki, E., and Batarseh, I. (2015, January 24\u201326). A Dynamic, Linearly-Shifted, Fixed-Slope Digital-Ramp Control Technique for Improved Transient Response in DC - DC Converters. Proceedings of the 4th International Conference on Electric Power and Energy Conversion Systems (EPECS), Sharjah, United Arab Emirates.","DOI":"10.1109\/EPECS.2015.7368498"},{"key":"ref_896","doi-asserted-by":"crossref","unstructured":"Channappanavar, R., Mishra, S., and Singh, R. (2018). An Inductor Current Estimator for Digitally Controlled Synchronous Buck Converter. IEEE Trans. Power Electron.","DOI":"10.1109\/TPEL.2018.2863958"},{"key":"ref_897","doi-asserted-by":"crossref","unstructured":"Lahari, M., Vedula, S., and Rao, V. (2015, January 19\u201321). Real time models for FPGA based control of power electronic converters: A graphical programming approach. Proceedings of the 2015 IEEE IAS Joint Industrial and Commercial Power Systems \/ Petroleum and Chemical Industry Conference, ICPSPCIC 2015, Hyderabad, India.","DOI":"10.1109\/CICPS.2015.7974054"},{"key":"ref_898","first-page":"340","article-title":"FPGA based design and validation of asymmetrical reduced switch multilevel inverter","volume":"7","author":"Bharatiraja","year":"2016","journal-title":"Int. J. Power Electron. Drive Syst."},{"key":"ref_899","first-page":"1919","article-title":"FPGA based implementation of selective harmonic elimination PWM for cascaded multilevel inverter","volume":"5","author":"Bin","year":"2012","journal-title":"Int. Rev. Model. Simul."},{"key":"ref_900","first-page":"893","article-title":"Genetic algorithm based 15 level multilevel inverter with SHE PWM","volume":"7","author":"Anjali","year":"2018","journal-title":"Int. J. Eng. Technol."},{"key":"ref_901","first-page":"383","article-title":"A tactical chaos based PWM technique for distortion restraint and power spectrum shaping in induction motor drives","volume":"5","author":"Mohan","year":"2015","journal-title":"Int. J. Power Electron. Drive Syst."},{"key":"ref_902","doi-asserted-by":"crossref","unstructured":"Wagner, F., Schmuki, R., Wagner, T., and Wolstenholme, P. (2006). Modeling Software with Finite State Machines: A Practical Approach, CRC Press.","DOI":"10.1201\/9781420013641"},{"key":"ref_903","first-page":"77","article-title":"A FPGA-based design method of low power fault-tolerance finite state machine","volume":"37","author":"Li","year":"2010","journal-title":"Hunan Daxue Xuebao\/J. Hunan Univ. Nat. Sci."},{"key":"ref_904","doi-asserted-by":"crossref","unstructured":"Saleem, A., and Khan, S. (2010, January 20\u201322). Low power state machine design on FPGAs. Proceedings of the 2010 3rd International Conference on Advanced Computer Theory and Engineering, ICACTE 2010, Chengdu, China.","DOI":"10.1109\/ICACTE.2010.5579416"},{"key":"ref_905","doi-asserted-by":"crossref","unstructured":"Donzellini, G., and Ponta, D. (2016, January 3\u20135). Digital design laboratory. Proceedings of the 15th Biennial Baltic Electronics Conference, BEC 2016, Tallinn, Estonnia.","DOI":"10.1109\/BEC.2016.7743730"},{"key":"ref_906","doi-asserted-by":"crossref","unstructured":"Donzellini, G., and Ponta, D. (2014, January 3). Introducing Field Programmable Gate Arrays with Deeds Projects. Proceedings of the 4th Interdisciplinary Engineering Design Education Conference (IEDEC), Santa Clara, CA, USA.","DOI":"10.1109\/IEDEC.2014.6784681"},{"key":"ref_907","unstructured":"Brucker, P. (2013). Scheduling Algorithms, Springer."},{"key":"ref_908","doi-asserted-by":"crossref","first-page":"1362","DOI":"10.1109\/TC.2003.1234532","article-title":"On combining temporal partitioning and sharing of functional units in compilation for reconfigurable architectures","volume":"52","author":"Cardoso","year":"2003","journal-title":"IEEE Trans. Comput."},{"key":"ref_909","doi-asserted-by":"crossref","unstructured":"Ahmadinia, A., Bobda, C., Koch, D., Majer, M., and Teich, J. (2004, January 7\u201311). Task scheduling for heterogeneous reconfigurable computers. Proceedings of the 17th Symposium on Integrated Circuits and Systems Design (SBCCI 2004), Porto De Galinhas, Brazil.","DOI":"10.1145\/1016568.1016582"},{"key":"ref_910","doi-asserted-by":"crossref","unstructured":"Gohringer, D., Hubner, M., Zeutebouo, E., and Becker, J. (2010, January 19\u201323). CAP-OS: Operating system for runtime scheduling, task mapping and resource management on reconfigurable multiprocessor architectures. Proceedings of the 2010 IEEE International Symposium on Parallel and Distributed Processing, Workshops and Phd Forum, IPDPSW 2010, Atlanta, GA, USA.","DOI":"10.1109\/IPDPSW.2010.5470732"},{"key":"ref_911","doi-asserted-by":"crossref","unstructured":"Kohutka, L., and Stopjakova, V. (2016, January 23\u201325). Task Scheduler for Dual-Core Real-Time Systems. Proceedings of the 23rd International Conference on Mixed Design of Integrated Circuits and Systems (MIXDES), Lodz, Poland.","DOI":"10.1109\/MIXDES.2016.7529789"},{"key":"ref_912","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1016\/j.microrel.2017.12.007","article-title":"Reliable real-time task scheduler based on Rocket Queue architecture","volume":"84","author":"Kohutka","year":"2018","journal-title":"Microelectron. Reliab."},{"key":"ref_913","first-page":"35","article-title":"uRT51: An embedded real-time processor implemented on FPGA devices","volume":"37","author":"Cayssials","year":"2007","journal-title":"Lat. Am. Appl. Res."},{"key":"ref_914","doi-asserted-by":"crossref","first-page":"911","DOI":"10.1109\/TCAD.2010.2048354","article-title":"Ant Colony Heuristic for Mapping and Scheduling Tasks and Communications on Heterogeneous Embedded Systems","volume":"29","author":"Ferrandi","year":"2010","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"ref_915","doi-asserted-by":"crossref","first-page":"1161","DOI":"10.1109\/TCAD.2006.885736","article-title":"Power-efficient scheduling for heterogeneous distributed real-time embedded systems","volume":"26","author":"Luo","year":"2007","journal-title":"IEEE Trans.-Comput.-Aided Des. Integr. Circuits Syst."},{"key":"ref_916","doi-asserted-by":"crossref","first-page":"419","DOI":"10.1038\/311419a0","article-title":"Cellular automata as models of complexity","volume":"311","author":"Wolfram","year":"1984","journal-title":"Nature"},{"key":"ref_917","doi-asserted-by":"crossref","unstructured":"Anghelescu, P., Sofron, E., Rincu, C.I., and Iana, V.G. (2008, January 13\u201315). Programmable cellular automata based encryption algorithm. Proceedings of the 31st International Semiconductor Conference, Sinaia, Romania.","DOI":"10.1109\/SMICND.2008.4703423"},{"key":"ref_918","first-page":"79","article-title":"Encryption Technique with Programmable Cellular Automata (ETPCA)","volume":"5","author":"Anghelescu","year":"2010","journal-title":"J. Cell. Autom."},{"key":"ref_919","doi-asserted-by":"crossref","first-page":"461","DOI":"10.1016\/j.neunet.2009.12.008","article-title":"A simple linearization of the self-shrinking generator by means of cellular automata","volume":"23","year":"2010","journal-title":"Neural Netw."},{"key":"ref_920","first-page":"186","article-title":"Exploring the cellular automata phenomenology for cryptographic applications","volume":"4","author":"Slav","year":"2005","journal-title":"WSEAS Trans. Commun."},{"key":"ref_921","first-page":"361","article-title":"FPGA Implementation of Programmable Cellular Automata Encryption Algorithm for Network Communications","volume":"31","author":"Anghelescu","year":"2016","journal-title":"Comput. Syst. Sci. Eng."},{"key":"ref_922","unstructured":"Ioana, D., and Radu, D. (2014, January 29\u201331). FPGA Implementation and Evaluation of two Cryptographically Secure Hybrid Cellular Automata. Proceedings of the 10th International Conference on Communications (COMM), Bucharest, Romania."},{"key":"ref_923","unstructured":"Anghelescu, P., Ionita, S., and Iana, V.G. (2011, January 11\u201314). FPGA implementation of cellular automata based encryption algorithm for internet communications. Proceedings of the 2011 International Conference for Internet Technology and Secured Transactions, ICITST 2011, Abu Dhabi, United Arab Emirates."},{"key":"ref_924","doi-asserted-by":"crossref","unstructured":"Shackleford, B., Tanaka, M., Carter, R., and Snider, G. (2002, January 24\u201326). FPGA implementation of neighborhood-of-four cellular automata random number generators. Proceedings of the FPGA 2002: Tenth ACM International Symposium on Field-Programmable Gate Arrays, Monterey, CA, USA.","DOI":"10.1145\/503048.503064"},{"key":"ref_925","doi-asserted-by":"crossref","first-page":"251","DOI":"10.1016\/j.jpdc.2017.05.022","article-title":"FPGA optimized cellular automaton random number generator","volume":"111","author":"Petrica","year":"2018","journal-title":"J. Parallel Distrib. Comput."},{"key":"ref_926","first-page":"1","article-title":"Global feedback self-programmable cellular automaton random number generator","volume":"39","author":"Mocanu","year":"2016","journal-title":"Rev. Tec. De La Fac. De Ing. Univ. Del Zulia"},{"key":"ref_927","first-page":"2612","article-title":"Random number generators implemented with neighborhood-of-four, non-locally connected cellular automata","volume":"E85A","author":"Shackleford","year":"2002","journal-title":"IEICE Trans. Fundam. Electron. Commun. Comput. Sci."},{"key":"ref_928","doi-asserted-by":"crossref","first-page":"821","DOI":"10.1016\/j.jocs.2014.05.001","article-title":"Modeling employees behavior in workplace dynamics","volume":"5","author":"Saravakos","year":"2014","journal-title":"J. Comput. Sci."},{"key":"ref_929","doi-asserted-by":"crossref","unstructured":"Vourkas, I., and Sirakoulis, G.C. (2012, January 9\u201312). FPGA based Cellular Automata for Environmental Modeling. Proceedings of the 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012), Seville, Spain.","DOI":"10.1109\/ICECS.2012.6463791"},{"key":"ref_930","unstructured":"Radulescu, V. (2008, January 11\u201313). A synchronization model for automata arrays. Proceedings of the 27th IASTED International Conference on Modelling, Identification, and Control, Innsbruck, Austria."},{"key":"ref_931","doi-asserted-by":"crossref","first-page":"664","DOI":"10.1007\/s11227-013-0952-5","article-title":"Cellular automata on FPGA for real-time urban traffic signals control","volume":"65","author":"Kalogeropoulos","year":"2013","journal-title":"J. Supercomput."},{"key":"ref_932","doi-asserted-by":"crossref","first-page":"285","DOI":"10.1016\/j.micpro.2010.06.001","article-title":"An FPGA implemented cellular automaton crowd evacuation model inspired by the electrostatic-induced potential fields","volume":"34","author":"Georgoudas","year":"2010","journal-title":"Microprocess. Microsyst."},{"key":"ref_933","doi-asserted-by":"crossref","first-page":"1436","DOI":"10.1016\/j.mcm.2012.12.005","article-title":"An FPGA processor for modelling wildfire spreading","volume":"57","author":"Progias","year":"2013","journal-title":"Math. Comput. Model."},{"key":"ref_934","doi-asserted-by":"crossref","unstructured":"Tsompanas, M.A., Sirakoulis, G., and Karafyllidis, I. (2010, January 19\u201323). Modeling memory resources distribution on multicore processors using games on cellular automata lattices. Proceedings of the 2010 IEEE International Symposium on Parallel and Distributed Processing, Workshops and Phd Forum, IPDPSW 2010, Atlanta, GA, USA.","DOI":"10.1109\/IPDPSW.2010.5470700"},{"key":"ref_935","doi-asserted-by":"crossref","first-page":"519","DOI":"10.1007\/s11069-008-9255-1","article-title":"On-chip earthquake simulation model using potentials","volume":"50","author":"Georgoudas","year":"2009","journal-title":"Nat. Hazards"},{"key":"ref_936","doi-asserted-by":"crossref","unstructured":"Tsiftsis, A., Sirakoulis, G.C., and Lygouras, J. (2010, January 21\u201324). FPGA Design of a Cellular Automaton Model for Railway Traffic Flow with GPS Module. Proceedings of the 9th International Conference on Cellular Automata for Research and Industry, Ascoli Piceno, Italy.","DOI":"10.1007\/978-3-642-15979-4_39"},{"key":"ref_937","unstructured":"Hansson, A., Mortveit, H., Tripp, J., and Gokhale, M. (2005, January 9\u201311). Urban traffic simulation modeling for reconfigurable hardware. Proceedings of the 3rd Industrial Simulation Conference 2005, Fraunhofer-IPK, Berlin, Germany."},{"key":"ref_938","doi-asserted-by":"crossref","first-page":"469","DOI":"10.1016\/j.jocs.2016.08.003","article-title":"Parallel fuzzy cellular automata for data-driven simulation of wildfire spreading","volume":"21","author":"Ntinas","year":"2017","journal-title":"J. Comput. Sci."},{"key":"ref_939","doi-asserted-by":"crossref","unstructured":"Giitsidis, T., and Sirakoulis, G.C. (2014, January 12\u201314). Simulation of aircraft disembarking and emergency evacuation. Proceedings of the 22nd Euromicro International Conference on Parallel, Distributed, and Network-Based Processing (PDP), Turin, Italy.","DOI":"10.1109\/PDP.2014.96"},{"key":"ref_940","doi-asserted-by":"crossref","first-page":"517","DOI":"10.1080\/17445760.2015.1077523","article-title":"Cellular automata simulation of saltwater intrusion in coastal aquifer","volume":"31","author":"Chatziagorakis","year":"2016","journal-title":"Int. J. Parallel Emergent Distrib. Syst."},{"key":"ref_941","unstructured":"Encinas, J. (2012). Phase Locked Loops, Springer. Microwave and RF Techniques and Applications."},{"key":"ref_942","unstructured":"Machida, H., and Kobayashi, F. (2007, January 17\u201320). PLL\/PID motor control system by using time-domain operation of PWM signal. Proceedings of the Annual Conference on the Society-of-Instrument-and-Control-Engineers, Takamatsu, Japan."},{"key":"ref_943","first-page":"738","article-title":"Highly precise rotational speed control by a hybrid of PLL and repetitive control","volume":"132","author":"MacHida","year":"2012","journal-title":"IEEJ Trans. Electron. Inf. Syst."},{"key":"ref_944","first-page":"337","article-title":"A motor speed servo system based on the dual loop PLL","volume":"131","author":"MacHida","year":"2011","journal-title":"IEEJ Trans. Electron. Inf. Syst."},{"key":"ref_945","doi-asserted-by":"crossref","first-page":"347","DOI":"10.1109\/TWC.2006.1611058","article-title":"A self-normalizing symbol synchronization lock detector for QPSK and BPSK","volume":"5","author":"Linn","year":"2006","journal-title":"IEEE Trans. Wirel. Commun."},{"key":"ref_946","doi-asserted-by":"crossref","first-page":"1794","DOI":"10.1109\/TCOMM.2009.06.070342","article-title":"Robust M-PSK Phase Detectors for Carrier Synchronization PLLs in Coherent Receivers: Theory and Simulations","volume":"57","author":"Linn","year":"2009","journal-title":"IEEE Trans. Commun."},{"key":"ref_947","doi-asserted-by":"crossref","unstructured":"Shamla, B., and Devi, G.K.G. (2012, January 7\u20139). Design and Implementation of Costas loop for BPSK Demodulator. Proceedings of the Annual IEEE India Conference (INDICON), Kochi, India.","DOI":"10.1109\/INDCON.2012.6420723"},{"key":"ref_948","doi-asserted-by":"crossref","first-page":"1391","DOI":"10.1109\/JSSC.2009.2015816","article-title":"A Low Jitter Programmable Clock Multiplier Based on a Pulse Injection-Locked Oscillator With a Highly-Digital Tuning Loop","volume":"44","author":"Helal","year":"2009","journal-title":"IEEE J.-Solid-State Circuits"},{"key":"ref_949","doi-asserted-by":"crossref","first-page":"461","DOI":"10.1007\/s10836-007-5061-z","article-title":"Noise-insensitive digital BIST for any PLL or DLL","volume":"24","author":"Sunter","year":"2008","journal-title":"J. Electron.-Test.-Theory Appl."},{"key":"ref_950","doi-asserted-by":"crossref","first-page":"1664","DOI":"10.1109\/TNS.2011.2143727","article-title":"Phase Noise Issues With FPGA-Embedded DLLs and PLLs in HEP Applications","volume":"58","author":"Aloisio","year":"2011","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_951","unstructured":"Egan, T., and Mourad, S. (2001, January 21\u201323). Characterization and verification of phase-locked loops. Proceedings of the 18th IEEE Instrumentation and Measurement Technology Conference (IMTC\/2001), Budapest, Hungary."},{"key":"ref_952","doi-asserted-by":"crossref","unstructured":"Aloisio, A., Giordano, R., and Izzo, V. (2010, January 24\u201328). Jitter issues in clock conditioning with FPGAs. Proceedings of the 2010 17th IEEE-NPSS Real Time Conference, RT10, Lisbon, Portugal.","DOI":"10.1109\/RTC.2010.5750386"},{"key":"ref_953","first-page":"136","article-title":"Ring oscillators: Characteristics and applications","volume":"48","author":"Mandal","year":"2010","journal-title":"Indian J. Pure Appl. Phys."},{"key":"ref_954","doi-asserted-by":"crossref","unstructured":"Merli, D., Schuster, D., Stumpf, F., and Sigl, G. (2011, January 9\u201314). Semi-invasive EM attack on FPGA RO PUFs and countermeasures. Proceedings of the 6th Workshop on Embedded Systems Security, WESS\u201911, Taipei, Taiwan.","DOI":"10.1145\/2072274.2072276"},{"key":"ref_955","doi-asserted-by":"crossref","first-page":"5699","DOI":"10.1109\/TIE.2016.2570720","article-title":"Analysis and Evaluation of PUF-Based SoC Designs for Security Applications","volume":"63","author":"Stanciu","year":"2016","journal-title":"IEEE Trans. Ind. Electron."},{"key":"ref_956","doi-asserted-by":"crossref","unstructured":"Du, C., and Bai, G. (2014, January 19\u201321). A Novel Relative Frequency Based Ring Oscillator Physical Unclonable Function. Proceedings of the IEEE 17th International Conference on Computational Science and Engineering (CSE), Chengdu, China.","DOI":"10.1109\/CSE.2014.129"},{"key":"ref_957","doi-asserted-by":"crossref","first-page":"711","DOI":"10.1109\/TMSCS.2018.2877737","article-title":"Frequency Offset-Based Ring Oscillator Physical Unclonable Function","volume":"4","author":"Zhang","year":"2018","journal-title":"IEEE Trans.-Multi-Scale Comput. Syst."},{"key":"ref_958","doi-asserted-by":"crossref","unstructured":"Junnarkar, S.S., O\u2019Connor, P., and Fontaine, R. (2008, January 19\u201325). FPGA based self calibrating 40 picosecond resolution, wide range Time to Digital Converter. Proceedings of the IEEE Nuclear Science Symposium\/Medical Imaging Conference, Dresden, Germany.","DOI":"10.1109\/NSSMIC.2008.4775078"},{"key":"ref_959","doi-asserted-by":"crossref","first-page":"2374","DOI":"10.1109\/TNS.2009.2025180","article-title":"FPGA-Based Self-Calibrating Time-to-Digital Converter for Time-of-Flight Experiments","volume":"56","author":"Junnarkar","year":"2009","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_960","doi-asserted-by":"crossref","unstructured":"Ozawa, Y., Ida, T., Sakurai, S., Jiang, R., Takahashi, R., Kobayashi, H., and Shiota, R. (2017, January 6\u20139). Sar tdc architecture for one-shot timing measurement with full digital implementation. Proceedings of the International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS), Xiamen, China.","DOI":"10.1109\/ISPACS.2017.8266523"},{"key":"ref_961","doi-asserted-by":"crossref","unstructured":"Dinh, V.L., Nguyen, X.T., and Lee, H.J. (2018, January 27\u201330). A New FPGA Implementation of a Time-to-Digital Converter Supporting Run-Time Estimation of Operating Condition Variation. Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), Florence, Italy.","DOI":"10.1109\/ISCAS.2018.8351262"},{"key":"ref_962","unstructured":"Luan, D.V., Truong, N.X., and Lee, H.J. (2018, January 24\u201327). An FPGA Implementation of a Time-to-Digital Converter with a Ring Oscillator and Buffers. Proceedings of the 17th Annual International Conference on Electronics, Information, and Communication (ICEIC), Honolulu, HI, USA."},{"key":"ref_963","doi-asserted-by":"crossref","first-page":"189","DOI":"10.1007\/s11071-015-1981-9","article-title":"A novel chaos-based post-processing for TRNG","volume":"81","author":"Avaroglu","year":"2015","journal-title":"Nonlinear Dyn."},{"key":"ref_964","doi-asserted-by":"crossref","unstructured":"Boehl, E., Lewis, M., and Galkin, S. (2014, January 26\u201330). A True Random Number Generator with On-Line Testability. Proceedings of the 19th IEEE European Test Symposium (ETS), Paderborn, Germany.","DOI":"10.1109\/ETS.2014.6847799"},{"key":"ref_965","unstructured":"Wieczorek, P.Z. (June, January 28). Secure TRNG with Random Phase Stimulation. Proceedings of the Conference on Photonics Applications in Astronomy, Communications, Industry, and High Energy Physics Experiments, Wilga, Poland."},{"key":"ref_966","doi-asserted-by":"crossref","first-page":"41","DOI":"10.2478\/eletel-2013-0005","article-title":"Producing random bits with delay-line-based ring oscillators","volume":"59","author":"Jessa","year":"2013","journal-title":"Int. J. Electron. Telecommun."},{"key":"ref_967","doi-asserted-by":"crossref","first-page":"156","DOI":"10.3103\/S0146411613030085","article-title":"The use of physical unclonable functions for true random number sequences generation","volume":"47","author":"Zalivako","year":"2013","journal-title":"Autom. Control Comput. Sci."},{"key":"ref_968","doi-asserted-by":"crossref","unstructured":"Ma, G., Liang, H., Yao, L., Huang, Z., Yi, M., Xu, X., and Zhou, K. (2018, January 15\u201318). A Low-cost High-efficiency True Random Number Generator on FPGAs. Proceedings of the 27th IEEE Asian Test Symposium (ATS), Hefei, China.","DOI":"10.1109\/ATS.2018.00021"},{"key":"ref_969","doi-asserted-by":"crossref","unstructured":"Sarkisla, M.A., and Ergun, S. (2018, January 26\u201330). An Area Efficient True Random Number Generator Based on Modified Ring Oscillators. Proceedings of the 14th IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), Chengdu, China.","DOI":"10.1109\/APCCAS.2018.8605697"},{"key":"ref_970","doi-asserted-by":"crossref","unstructured":"Garipcan, A.M., and Erdem, E. (2018, January 28\u201330). Hardware Design and Analysis of Ring Oscillator Based Noise Source for True Random Number Generators. Proceedings of the International Conference on Artificial Intelligence and Data Processing (IDAP), Malatya, Turkey.","DOI":"10.1109\/IDAP.2018.8620811"},{"key":"ref_971","doi-asserted-by":"crossref","unstructured":"Martin, H., Martin-Holgado, P., Peris-Lopez, P., Morilla, Y., and Entrena, L. (2018). On the Entropy of Oscillator-Based True Random Number Generators under Ionizing Radiation. Entropy, 20.","DOI":"10.3390\/e20070513"},{"key":"ref_972","doi-asserted-by":"crossref","unstructured":"Sarkisla, M.A., and Ergun, S. (2018, January 17\u201318). Ring Oscillator Based Random Number Generator Using Wake-up and Shut-down Uncertainties. Proceedings of the 3rd Asian Hardware Oriented Security and Trust Symposium (AsianHOST), Hong Kong, China.","DOI":"10.1109\/AsianHOST.2018.8607171"},{"key":"ref_973","unstructured":"Zhou, Z., Li, T., Takahashi, T., and Ho, E. (2004, January 22\u201326). Design of a universal space vector PWM controller based on FPGA. Proceedings of the 19th Annual IEEE Applied Power Electronics Conference, Aachen, Germany."},{"key":"ref_974","first-page":"65","article-title":"Novel SVPWM method for DC rail resonant inverter","volume":"27","author":"Pan","year":"2007","journal-title":"Zhongguo Dianji Gongcheng Xuebao\/Proc. Chin. Soc. Electr. Eng."},{"key":"ref_975","doi-asserted-by":"crossref","unstructured":"Yuan, Z., Fei-peng, X., and Zhao-yong, Z. (2006, January 14\u201316). Realization of an FPGA-Based space-vector PWM controller. Proceedings of the CES\/IEEE 5th International Power Electronics and Motion Control Conference, Shanghai, China.","DOI":"10.1109\/IPEMC.2006.4778063"},{"key":"ref_976","doi-asserted-by":"crossref","unstructured":"Zhang, C.Y., Li, Y.B., Peng, Y.L., and Zhen, X.F. (2006, January 13\u201316). A direct phase control scheme for unity power factor three-phase Buck type rectifier based on SVPWM. Proceedings of the 5th International Conference on Machine Learning and Cybernetics, Dalian, China.","DOI":"10.1109\/ICMLC.2006.259066"},{"key":"ref_977","first-page":"119","article-title":"Design and implementation of SVPWM switching power amplifiers for active magnetic bearing","volume":"24","author":"Han","year":"2009","journal-title":"Diangong Jishu Xuebao\/Trans. China Electrotech. Soc."},{"key":"ref_978","first-page":"11","article-title":"A survey: Space vector PWM (SVPWM) in 3ph voltage source inverter (VSI)","volume":"8","author":"Vashishtha","year":"2018","journal-title":"Int. J. Electr. Comput. Eng."},{"key":"ref_979","doi-asserted-by":"crossref","unstructured":"Sumam, M., and Shiny, G. (2018, January 21\u201322). Rapid prototyping of high performance FPGA controller for an induction motor drive. Proceedings of the 8th International Conference on Power and Energy Systems, ICPES 2018, Colombo, Sri Lanka.","DOI":"10.1109\/ICPESYS.2018.8626891"},{"key":"ref_980","doi-asserted-by":"crossref","unstructured":"Panda, A., Rajput, P., and Shukla, B. (2012, January 11\u201313). FPGA implementation of 8, 16 and 32 bit LFSR with maximum length feedback polynomial using VHDL. Proceedings of the International Conference on Communication Systems and Network Technologies, CSNT 2012, Rajkot, India.","DOI":"10.1109\/CSNT.2012.168"},{"key":"ref_981","doi-asserted-by":"crossref","unstructured":"Sewak, K., Rajput, P., and Panda, A. (2012, January 1\u20132). FPGA implementation of 16 bit BBS and LFSR PN sequence generator: A comparative study. Proceedings of the 2012 IEEE Students\u2019 Conference on Electrical, Electronics and Computer Science: Innovation for Humanity, SCEECS 2012, Bhopal, India.","DOI":"10.1109\/SCEECS.2012.6184758"},{"key":"ref_982","doi-asserted-by":"crossref","unstructured":"Xiao-chen, G., and Min-xuan, Z. (2009, January 5\u20136). Uniform Random Number Generator using Leap-Ahead LFSR Architecture. Proceedings of the International Conference on Computer and Communications Security, Hong Kong, China.","DOI":"10.1109\/ICCCS.2009.11"},{"key":"ref_983","doi-asserted-by":"crossref","unstructured":"Kumar, A., Saraswat, S.K., and Agrawal, T. (2017, January 3\u20135). Design of 4-bit LFSR on FPGA. Proceedings of the 8th International Conference on Computing, Communication and Networking Technologies (ICCCNT), Delhi, India.","DOI":"10.1109\/ICCCNT.2017.8204016"},{"key":"ref_984","doi-asserted-by":"crossref","unstructured":"Datta, D., Datta, B., and Dutta, H.S. (2017, January 23\u201324). Design and Implementation of Multibit LFSR on FPGA to Generate Pseudorandom Sequence Number. Proceedings of the 2nd International Conference on Devices for Integrated Circuit (DevIC), Kalyani, India.","DOI":"10.1109\/DEVIC.2017.8073966"},{"key":"ref_985","doi-asserted-by":"crossref","unstructured":"Amsaad, F., Sherif, A., Dawoud, A., Niamat, M., and Kose, S. (2018, January 23\u201326). A Novel FPGA-based LFSR PUF Design for IoT and Smart Applications. Proceedings of the IEEE National Aerospace and Electronics Conference (NAECON), Dayton, OH, USA.","DOI":"10.1109\/NAECON.2018.8556699"},{"key":"ref_986","unstructured":"Shouqian, Y., Lili, Y., Weihai, C., and Zhaojin, W. (2007, January 23\u201325). Implementation of a multi-channel UART controller based on FIFO technique and FPGA. Proceedings of the 2007 2nd IEEE Conference on Industrial Electronics and Applications, ICIEA 2007, Harbin, China."},{"key":"ref_987","doi-asserted-by":"crossref","unstructured":"Jusoh, N., Ibrahim, A., Haron, M., and Sulaiman, F. (2011, January 12\u201314). An FPGA implementation of shift converter block technique on FIFO for UART. Proceedings of the 2011 4th IEEE International RF and Microwave Conference, RFM 2011, Seremban, Malaysia.","DOI":"10.1109\/RFM.2011.6168758"},{"key":"ref_988","first-page":"2350","article-title":"Application of FIFO integrated by FPGA in high overload storage measurement system","volume":"27","author":"Ma","year":"2006","journal-title":"Yi Qi Yi Biao Xue Bao\/Chin. J. Sci. Instrum."},{"key":"ref_989","unstructured":"Peng, L., Youchun, M., and Jinming, L. (2009, January 23\u201326). Application of FIFO Integrated Into FPGA in the Image Acquisition and Storage System. Proceedings of the 8th International Symposium on Test Measure, Chongqing, China."},{"key":"ref_990","first-page":"228","article-title":"Application of software FIFO in communication of multi-DSP","volume":"31","author":"Liu","year":"2005","journal-title":"Jisuanji Gongcheng\/Comput. Eng."},{"key":"ref_991","unstructured":"Zhang, X., Wang, J., Wang, Y., Chen, D., and Lai, J. (November, January 29). BRAM-based Asynchronous FIFO in FPGA with Optimized Cycle Latency. Proceedings of the IEEE 11th International Conference on Solid-State and Integrated Circuit Technology (ICSICT), Xi\u2019an, China."},{"key":"ref_992","first-page":"59","article-title":"Design of FIFO in high speed data storage system based on FPGA","volume":"30","author":"Yu","year":"2010","journal-title":"Hedianzixue Yu Tance Jishu\/Nucl. Electron. Detect. Technol."},{"key":"ref_993","doi-asserted-by":"crossref","unstructured":"Ji, X., Jiang, H., Xiao, C., and Wang, Y. (2010, January 16\u201318). Software FIFO based interconnection between DSP and FPGA in video encoding system. Proceedings of the 2010 3rd International Congress on Image and Signal Processing, CISP 2010, Yantai, China.","DOI":"10.1109\/CISP.2010.5647310"},{"key":"ref_994","doi-asserted-by":"crossref","unstructured":"Ashour, H. (2015, January 28\u201330). Design, Simulation and Realization of a Parametrizable, Configurable and Modular Asynchronous FIFO. Proceedings of the Proceedings of the Science and Information Conference (SAI), London, UK.","DOI":"10.1109\/SAI.2015.7237325"},{"key":"ref_995","doi-asserted-by":"crossref","unstructured":"Nakahara, H., Sasao, T., Nakanishi, H., and Iwai, K. (2015, January 18\u201320). An RNS FFT Circuit Using LUT Cascades Based on a Modulo EVMDD. Proceedings of the 45th IEEE International Symposium on Multiple-Valued Logic, ISMVL 2015, Waterloo, ON, Canada.","DOI":"10.1109\/ISMVL.2015.41"},{"key":"ref_996","doi-asserted-by":"crossref","unstructured":"Gerard, B., Kammerer, J.G., and Merkiche, N. (2015, January 22\u201324). Contributions to the Design of Residue Number System Architectures. Proceedings of the IEEE 22nd Symposium on Computer Arithmetic ARITH 22, Lyon, France.","DOI":"10.1109\/ARITH.2015.25"},{"key":"ref_997","first-page":"302","article-title":"Efficient key management FPGA-based cryptosystem using the RNS and iterative coding","volume":"2","author":"Ningo","year":"2010","journal-title":"Int. J. Inf. Commun. Technol."},{"key":"ref_998","doi-asserted-by":"crossref","unstructured":"Olsen, E.B. (2018, January 27\u201330). RNS Hardware Matrix Multiplier for High Precision Neural Network Acceleration. Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), Florence, Italy.","DOI":"10.1109\/ISCAS.2018.8351352"},{"key":"ref_999","unstructured":"Mensah, P., Bankas, E., and Iddrisu, M. (2018, January 22\u201324). RNS Smith-Waterman Accelerator based on the moduli set 2n, 2n\u22121, 2n\u22121-1. Proceedings of the 7th IEEE International Conference on Adaptive Science and Technology, ICAST 2018, Accra, Ghana."},{"key":"ref_1000","doi-asserted-by":"crossref","unstructured":"Chervyakov, N.I., Babenko, M.G., and Kuchukov, V.A. (2017, January 1\u20133). Research of Effective Methods of Conversion from Positional Notation to RNS on FPGA. Proceedings of the IEEE Russia Section Young Researchers in Electrical and Electronic Engineering Conference (EIConRus), St Petersburg, Russia.","DOI":"10.1109\/EIConRus.2017.7910546"},{"key":"ref_1001","doi-asserted-by":"crossref","first-page":"2280","DOI":"10.1587\/transfun.E101.A.2280","article-title":"FPGA Implementation of a Real-Time Super-Resolution System Using Flips and an RNS-Based CNN","volume":"E101A","author":"Manabe","year":"2018","journal-title":"IEICE Trans. Fundam. Electron. Commun. Comput. Sci."},{"key":"ref_1002","unstructured":"Zabolotny, W.M. (June, January 28). DMA implementations for FPGA-based data acquisition systems. Proceedings of the Conference on Photonics Applications in Astronomy, Communications, Industry, and High Energy Physics Experiments, Wilga, Poland."},{"key":"ref_1003","first-page":"1366","article-title":"Research of DMA communication based on FPGA and DSP platform applied to digital quench detection device","volume":"32","author":"Bian","year":"2012","journal-title":"Hedianzixue Yu Tance Jishu\/Nucl. Electron. Detect. Technol."},{"key":"ref_1004","doi-asserted-by":"crossref","first-page":"972","DOI":"10.1109\/TNS.2015.2426877","article-title":"A PCIe DMA Architecture for Multi-Gigabyte Per Second Data Transmission","volume":"62","author":"Rota","year":"2015","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_1005","doi-asserted-by":"crossref","unstructured":"Eckert, M., Podebrad, I., and Klauer, B. (2013, January 25\u201326). Hardware Based Security Enhanced Direct Memory Access. Proceedings of the 14th IFIP-TC 6 and TC-11 International Conference on Communications and Multimedia Security (CMS), Magdeburg, Germany.","DOI":"10.1007\/978-3-642-40779-6_12"},{"key":"ref_1006","unstructured":"Jones, A., Hoare, R., Kourtev, I., Fazekas, J., Kusic, D., Foster, J., Boddie, S., and Muaydh, A. (2004, January 13\u201315). A 64-way VLIW\/SIMD FPGA architecture and design flow. Proceedings of the 11th IEEE International Conference on Electronics, Circuits and, Tel Aviv, Israel."},{"key":"ref_1007","unstructured":"Hoare, R., Tung, S., and Werger, K. (2003, January 3\u20135). A 64-way SIMD processing architecture on an FPGA. Proceedings of the Proceedings of the Fifteenth IASTED International Conference on Parallel and Distributed Computing and Systems, Marina del Rey, CA, USA."},{"key":"ref_1008","unstructured":"Yi, H., Peng, X.j., Jian, D., and Cao, X.k. (2015, January 20\u201321). A Novel Simulation Technique for Scalable SIMD Architectures based on Limited FPGA Resource. Proceedings of the International Conference on Software, Multimedia and Communication Engineering, Hong Kong, China."},{"key":"ref_1009","first-page":"9","article-title":"Research on FPGA-based paging-simulation model for SIMD architecture","volume":"48","author":"He","year":"2011","journal-title":"Jisuanji Yanjiu Yu Fazhan\/Comput. Res. Dev."},{"key":"ref_1010","unstructured":"Hasan, L., Khawaja, Y., and Bais, A. (2008, January 22\u201327). A systolic array architecture for the smith-waterman algorithm with high performance cell design. Proceedings of the Informatics 2008 and Data Mining 2008, MCCSIS\u201908 - IADIS Multi Conference on Computer Science and Information Systems, Amsterdam, The Netherlands."},{"key":"ref_1011","doi-asserted-by":"crossref","unstructured":"Karra, M.C., Bekakos, M.P., Milovanovic, I.Z., and Milovanovic, E.I. (2007, January 24\u201327). FPGA Implementation of a Unidirectional Systolic Array Generator for Matrix-Vector Multiplication. Proceedings of the IEEE International Conference on Signal Processing and Communications, Dubai, United Arab Emirates.","DOI":"10.1109\/ICSPC.2007.4728278"},{"key":"ref_1012","doi-asserted-by":"crossref","first-page":"481","DOI":"10.1109\/JCN.2011.6112305","article-title":"Systolic Arrays for Lattice-Reduction-Aided MIMO Detection","volume":"13","author":"Wang","year":"2011","journal-title":"J. Commun. Netw."},{"key":"ref_1013","doi-asserted-by":"crossref","first-page":"35","DOI":"10.1007\/s11265-007-0132-z","article-title":"From bit level systolic arrays to HDTV processor chips","volume":"53","author":"Woods","year":"2008","journal-title":"J. Signal Process. Syst. Signal Image Video Technol."},{"key":"ref_1014","doi-asserted-by":"crossref","first-page":"319","DOI":"10.1007\/s11227-006-6633-x","article-title":"A FPGA-based systolic array prototype implementing the quadrant interlocking factorization method","volume":"37","author":"Karra","year":"2006","journal-title":"J. Supercomput."},{"key":"ref_1015","doi-asserted-by":"crossref","first-page":"657","DOI":"10.1016\/j.jnca.2012.12.031","article-title":"Fast and deterministic hash table lookup using discriminative bloom filters","volume":"36","author":"Huang","year":"2013","journal-title":"J. Netw. Comput. Appl."},{"key":"ref_1016","unstructured":"Mcvicar, N., Lin, C.C., and Hauck, S. (May, January 30). K-mer Counting Using Bloom Filters with an FPGA-Attached HMC. Proceedings of the 25th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), Napa, CA, USA."},{"key":"ref_1017","doi-asserted-by":"crossref","unstructured":"Cho, J.M., and Choi, K. (2014, January 28\u201330). An FPGA Implementation of High-Throughput Key-Value Store Using Bloom Filter. Proceedings of the International Symposium on VLSI Design, Automation and Test (VLSI-DAT), Hsinchu, Taiwan.","DOI":"10.1109\/VLSI-DAT.2014.6834868"},{"key":"ref_1018","unstructured":"Chen, Y., Schmidt, B., and Maskell, D.L. (2009, January 10\u201313). A Reconfigurable Bloom Filter Architecture for BLASTN. Proceedings of the 22nd International Conference on Architecture of Computing Systems, Delft, The Netherlands."},{"key":"ref_1019","first-page":"1833","article-title":"Fast URL lookup using parallel bloom filters","volume":"43","author":"Zhou","year":"2015","journal-title":"Tien Tzu Hsueh Pao\/Acta Electron. Sin."},{"key":"ref_1020","doi-asserted-by":"crossref","unstructured":"Yu, H., Cong, R., Chen, L., and Lei, Z. (2010, January 24\u201326). Blocking pornographic, illegal websites by internet host domain using FPGA and bloom filter. Proceedings of the 2010 2nd IEEE International Conference on Network Infrastructure and Digital Content, IC-NIDC 2010, Beijing, China.","DOI":"10.1109\/ICNIDC.2010.5657855"},{"key":"ref_1021","unstructured":"Banks, J., Carson, J., and Nelson, B. (1996). Discrete-Event System Simulation, Prentice Hall."},{"key":"ref_1022","first-page":"441","article-title":"High-Speed Real-Time Simulation for Power Electronic Systems","volume":"84","author":"Word","year":"2008","journal-title":"Simul.-Trans. Soc. Model. Simul. Int."},{"key":"ref_1023","doi-asserted-by":"crossref","unstructured":"Kiffe, A., Riediger, W., and Schulte, T. (2013, January 2\u20136). Advanced preprocessing and correction-methods for automated generation of FPGA-based simulation of power Electronics. Proceedings of the 2013 15th European Conference on Power Electronics and Applications, EPE 2013, Lille, France.","DOI":"10.1109\/EPE.2013.6634677"},{"key":"ref_1024","first-page":"1535","article-title":"Real-Time HIL Simulation of the Discontinuous Conduction Mode in Voltage Source PWM Power Converters","volume":"17","author":"Futo","year":"2017","journal-title":"J. Power Electron."},{"key":"ref_1025","doi-asserted-by":"crossref","unstructured":"Ni, Y., and Zhang, J. (2015, January 29\u201331). Design and Simulation of A Rectifier Controller Based on Fuzzy PID. Proceedings of the International Conference on Logistics Engineering, Management and Computer Science (LEMCS), Shenyang, China.","DOI":"10.2991\/lemcs-15.2015.369"},{"key":"ref_1026","doi-asserted-by":"crossref","unstructured":"Kiffe, A., and Schulte, T. (2015, January 8\u201310). FPGA-based Hardware-in-the-Loop Simulation of a Rectifier with Power Factor Correction. Proceedings of the 17th European Conference on Power Electronics and Applications (EPE ECCE-Europe), Geneva, Switzerland.","DOI":"10.1109\/EPE.2015.7309202"},{"key":"ref_1027","doi-asserted-by":"crossref","unstructured":"Kidokoro, H., and Nakahara, M. (2015, January 18\u201322). FPGA-Based Hardware-in-the-Loop Simulator of High Switching Frequency Power Converters. Proceedings of the IEEE International Telecommunications Energy Conference (INTELEC), Namba, China.","DOI":"10.1109\/INTLEC.2015.7572310"},{"key":"ref_1028","doi-asserted-by":"crossref","first-page":"852","DOI":"10.1109\/TPWRD.2009.2033603","article-title":"FPGA Implementation of the Power Electronic Converter Model for Real-Time Simulation of Electromagnetic Transients","volume":"25","author":"Matar","year":"2010","journal-title":"IEEE Trans. Power Deliv."},{"key":"ref_1029","doi-asserted-by":"crossref","first-page":"1001","DOI":"10.1109\/TIE.2004.834954","article-title":"Design of a real-time digital simulator for a D-STATCOM system","volume":"51","author":"Dinavahi","year":"2004","journal-title":"IEEE Trans. Ind. Electron."},{"key":"ref_1030","doi-asserted-by":"crossref","first-page":"4555","DOI":"10.1109\/TIE.2011.2182021","article-title":"A State-Space Modeling Approach for the FPGA-Based Real-Time Simulation of High Switching Frequency Power Converters","volume":"59","author":"Blanchette","year":"2012","journal-title":"IEEE Trans. Ind. Electron."},{"key":"ref_1031","first-page":"3409","article-title":"A Network Tearing Technique for FPGA-Based Real-Time Simulation of Power Converters","volume":"62","author":"Blanchette","year":"2015","journal-title":"IEEE Trans. Ind. Electron."},{"key":"ref_1032","doi-asserted-by":"crossref","first-page":"42","DOI":"10.1049\/iet-pel.2015.0012","article-title":"Real-time simulation of modular multilevel converters for controller hardware-in-the-loop testing","volume":"9","author":"Matar","year":"2016","journal-title":"IET Power Electron."},{"key":"ref_1033","doi-asserted-by":"crossref","first-page":"703","DOI":"10.1016\/S0142-0615(04)00072-9","article-title":"Real-time digital simulation and experimental verification of a D-STATCOM interfaced with a digital controller","volume":"26","author":"Dinavahi","year":"2004","journal-title":"Int. J. Electr. Power Energy Syst."},{"key":"ref_1034","doi-asserted-by":"crossref","first-page":"167","DOI":"10.1016\/j.matcom.2012.07.021","article-title":"A fully automated reconfigurable calculation engine dedicated to the real-time simulation of high switching frequency power electronic circuits","volume":"91","author":"Bachir","year":"2013","journal-title":"Math. Comput. Simul."},{"key":"ref_1035","doi-asserted-by":"crossref","unstructured":"Dufour, C., Cense, S., and Belanger, J. (2013, January 2\u20136). FPGA-based switched reluctance motor drive and DC-DC converter models for high-bandwidth HIL real-time simulator. Proceedings of the 2013 15th European Conference on Power Electronics and Applications, EPE 2013, Lille, France.","DOI":"10.1109\/EPE.2013.6632007"},{"key":"ref_1036","doi-asserted-by":"crossref","unstructured":"Figueroa, H.P., Bastos, J.L., Monti, A., and Dougal, R. (2006, January 9\u201313). A modular real-time simulation platform based on the virtual test bed. Proceedings of the IEEE International Symposium on Industrial Electronics, Montreal, QC, Canada.","DOI":"10.1109\/ISIE.2006.295700"},{"key":"ref_1037","doi-asserted-by":"crossref","unstructured":"Le-Huy, P., Guerette, S., Dessaint, L.A., and Le-Huy, H. (2006, January 7\u201310). Real-time simulation of power Electronics in power systems using an FPGA. Proceedings of the 19th IEEE Canadian Conference on Electrical and Computer Engineering, Ottawa, Canada.","DOI":"10.1109\/CCECE.2006.277356"},{"key":"ref_1038","doi-asserted-by":"crossref","first-page":"147","DOI":"10.1016\/j.epsr.2016.07.022","article-title":"An automated FPGA real-time simulator for power Electronics and power systems electromagnetic transient applications","volume":"141","author":"Razzaghi","year":"2016","journal-title":"Electr. Power Syst. Res."},{"key":"ref_1039","doi-asserted-by":"crossref","first-page":"647","DOI":"10.1109\/TPWRD.2015.2508381","article-title":"CPU\/FPGA-Based Real-Time Simulation of a Two-Terminal MMC-HVDC System","volume":"32","author":"Saad","year":"2017","journal-title":"IEEE Trans. Power Deliv."},{"key":"ref_1040","doi-asserted-by":"crossref","first-page":"636","DOI":"10.1109\/TIE.2017.2716880","article-title":"An Evaluation of a High-Level Synthesis Approach to the FPGA-Based Submicrosecond Real-Time Simulation of Power Converters","volume":"65","author":"Montano","year":"2018","journal-title":"IEEE Trans. Ind. Electron."},{"key":"ref_1041","doi-asserted-by":"crossref","first-page":"619","DOI":"10.1109\/TPWRD.2012.2229723","article-title":"The Reconfigurable-Hardware Real-Time and Faster-Than-Real-Time Simulator for the Analysis of Electromagnetic Transients in Power Systems","volume":"28","author":"Matar","year":"2013","journal-title":"IEEE Trans. Power Deliv."},{"key":"ref_1042","doi-asserted-by":"crossref","unstructured":"Bahri, I., Naouar, M.W., Monmasson, E., Slama-Belkhodja, I., and Charaabi, L. (2008, January 1\u20133). Design of an FPGA-Based Real-Time Simulator for Electrical System. Proceedings of the 13th International Power Electronics and Motion Control Conference, Poznan, Poland.","DOI":"10.1109\/EPEPEMC.2008.4635458"},{"key":"ref_1043","first-page":"513","article-title":"Implementation of fine granularity parallelization in power system real-time simulation","volume":"49","author":"Wang","year":"2016","journal-title":"Tianjin Daxue Xuebao (Ziran Kexue Yu Gongcheng Jishu Ban)\/J. Tianjin Univ. Sci. Technol."},{"key":"ref_1044","unstructured":"Gregoire, L.A., Fortin-Blanchette, H., Al-Haddad, K., Li, W., and Belanger, J. (November, January 29). Real-Time Simulation of Modular Multilevel Converter on FPGA with sub-microsecond Time-Step. Proceedings of the 40th Annual Conference of the IEEE-Industrial-Electronics-Society (IECON), Dallas, TX, USA."},{"key":"ref_1045","doi-asserted-by":"crossref","first-page":"650","DOI":"10.1016\/j.ijepes.2018.01.053","article-title":"A new approach for FPGA-based real-time simulation of power electronic system with no simulation latency in subsystem partitioning","volume":"99","author":"Liu","year":"2018","journal-title":"Int. J. Electr. Power Energy Syst."},{"key":"ref_1046","doi-asserted-by":"crossref","unstructured":"Zhang, H., and Sun, J. (2014, January 18\u201321). FPGA-Based Simulation of Power Electronics Using Iterative Methods. Proceedings of the International Power Electronics Conference (IPEC-ECCE-ASIA), Hiroshima, Japan.","DOI":"10.1109\/IPEC.2014.6869894"},{"key":"ref_1047","doi-asserted-by":"crossref","unstructured":"Jiang, Z., Hossain, S., and Huang, H. (2016, January 25\u201329). A Distributed, Real-Time Simulation Platform for Aerospace Power System Design, Testing and Evaluation. Proceedings of the IEEE National Aerospace and Electronics Conference (NAECON) \/ Ohio Innovation Summit (OIS) \/ IEEE Symposium on Monitoring and Surveillance Research, Dayton, OH, USA.","DOI":"10.1109\/NAECON.2016.7856767"},{"key":"ref_1048","doi-asserted-by":"crossref","first-page":"1224","DOI":"10.1109\/TIE.2018.2833058","article-title":"A Matrix-Inversion Technique for FPGA-Based Real-Time EMT Simulation of Power Converters","volume":"66","author":"Hadizadeh","year":"2019","journal-title":"IEEE Trans. Ind. Electron."},{"key":"ref_1049","doi-asserted-by":"crossref","unstructured":"Heras Cervantes, M., Garcia Ramirez, M.C., Correa Gomez, J., Tellez Anguiano, A.C., and Martinez Cardenas, F. (2014, January 5\u20137). Real-Time Simulation of a Buck Converter for educational purposes in a LabVIEW (R)-programmed FPGA. Proceedings of the IEEE International Autumn Meeting on Power, Electronics and Computing (ROPEC), Ixtapa, Mexico.","DOI":"10.1109\/ROPEC.2014.7036306"},{"key":"ref_1050","doi-asserted-by":"crossref","first-page":"2220","DOI":"10.1109\/TPEL.2018.2845658","article-title":"A Generalized Associated Discrete Circuit Model of Power Converters in Real-Time Simulation","volume":"34","author":"Wang","year":"2019","journal-title":"IEEE Trans. Power Electron."},{"key":"ref_1051","unstructured":"Gregoire, L.A., Wang, W., Sleiman, M., and Al-Haddad, K. (November, January 29). Benchmarking of Real-Time Simulation Model of Modular Multilevel Converter. Proceedings of the 43rd Annual Conference of the IEEE-Industrial-Electronics-Society (IECON), Beijing, China."},{"key":"ref_1052","first-page":"3912","article-title":"FPGA-based Real-time Modeling of Modular Multilevel Converters and Hardware-in-the-loop Simulation [Ji Yu FPGADe Mo Kuai Hua Duo Dian Ping Huan Liu Qi Shi Shi Fang Zhen Jian Mo Yu Ying Jian Zai Huan Shi Yan ]","volume":"38","author":"Wang","year":"2018","journal-title":"Zhongguo Dianji Gongcheng Xuebao\/Proc. Chin. Soc. Electr. Eng."},{"key":"ref_1053","doi-asserted-by":"crossref","unstructured":"Heras Cervantes, M., Garcia Ramirez, M.C., Martinez Cardenas, F., Tellez Anguiano, A.C., and Correa Gomez, J. (2013, January 13\u201315). FPGA-Based Real-Time Simulation of a Full Bridge-RL load SPWM Inverte. Proceedings of the IEEE International Autumn Meeting on Power, Electronics and Computing (ROPEC), Morelia, Mexico.","DOI":"10.1109\/ROPEC.2013.6702755"},{"key":"ref_1054","doi-asserted-by":"crossref","unstructured":"Bai, H., Luo, H., Liu, C., Ma, R., Paire, D., and Gao, F. (2018, January 13\u201315). FPGA-based Real-Time Simulation of Floating Interleaved Boost Converter for FCEV Powertrain. Proceedings of the IEEE Transportation and Electrification Conference and Expo (ITEC), Long Beach, CA, USA.","DOI":"10.1109\/ITEC.2018.8450104"},{"key":"ref_1055","doi-asserted-by":"crossref","unstructured":"Leal, M.S.R., Simoes, L.D., Franca, R.L.S., Leal, M.M., Costa, F.B., and Taveiros, F.E. (2018, January 7\u20139). Methodology to Perform Real-Time Simulation of Power Systems Using an FPGA-Based Platform. Proceedings of the 3rd Workshop on Communication Networks and Power Systems (WCNPS), Brasilia, Brazil.","DOI":"10.1109\/WCNPS.2018.8604373"},{"key":"ref_1056","first-page":"137","article-title":"Multi-FPGA Based Real-time Simulation System for Power Electronics","volume":"41","author":"Zhu","year":"2017","journal-title":"Dianli Xitong Zidonghua\/Autom. Electr. Power Syst."},{"key":"ref_1057","doi-asserted-by":"crossref","unstructured":"Pellauer, M., Adler, M., Kinsy, M., Parashar, A., and Emer, J. (2011, January 12\u201316). HAsim: FPGA-Based High-Detail Multicore Simulation Using Time-Division Multiplexing. Proceedings of the 17th IEEE International Symposium on High-Performance Computer Architecture (HPCA), San Antonio, TX, USA.","DOI":"10.1109\/HPCA.2011.5749747"},{"key":"ref_1058","doi-asserted-by":"crossref","unstructured":"Straka, M., January, K., and Kotasek, Z. (\u20132, January 31). SEU simulation framework for Xilinx FPGA: First step towards testing fault tolerant systems. Proceedings of the 2011 14th Euromicro Conference on Digital System Design: Architectures, Methods and Tools, DSD 2011, Oulu, Finland.","DOI":"10.1109\/DSD.2011.32"},{"key":"ref_1059","doi-asserted-by":"crossref","unstructured":"Papamichael, M. (2011, January 11\u201313). Fast scalable FPGA-based Network-on-Chip simulation models. Proceedings of the 9th ACM\/IEEE International Conference on Formal Methods and Models for Codesign, MEMOCODE 2011, Cambridge, UK.","DOI":"10.1109\/MEMCOD.2011.5970513"},{"key":"ref_1060","unstructured":"Vaidya, P., and Lee, J.J. (2007, January 15\u201317). Simulation of hybrid computer architectures: simulators, methodologies and recommendations. Proceedings of the International Conference on Very Large Scale Integration, Georgia Inst Technol, Atlanta, GA, USA."},{"key":"ref_1061","doi-asserted-by":"crossref","unstructured":"Chen, X., Zhang, G., Wang, H., Wu, R., Wu, P., and Zhang, L. (2015, January 9\u201313). MRP: Mix Real Cores and Pseudo Cores for FPGA-based Chip-multiprocessor Simulation. Proceedings of the Conference on Design Automation Test in Europe (DATE), Grenoble, France.","DOI":"10.7873\/DATE.2015.0416"},{"key":"ref_1062","doi-asserted-by":"crossref","first-page":"417","DOI":"10.1385\/NI:2:4:417","article-title":"An FPGA-based approach to high-speed simulation of conductance-based neuron models","volume":"2","author":"Graas","year":"2004","journal-title":"Neuroinformatics"},{"key":"ref_1063","doi-asserted-by":"crossref","first-page":"2392","DOI":"10.1016\/j.neucom.2011.04.001","article-title":"Behavioral simulation and synthesis of biological neuron systems using synthesizable VHDL","volume":"74","author":"Bailey","year":"2011","journal-title":"Neurocomputing"},{"key":"ref_1064","doi-asserted-by":"crossref","unstructured":"Pourhaj, P., and Teng, D.H.Y. (2010, January 2\u20135). FPGA based pipelined architecture for action potential simulation in biological neural systems. Proceedings of the 23rd Canadian Conference on Electrical and Computer Engineering (CCECE), Calgary, AB, Canada.","DOI":"10.1109\/CCECE.2010.5575160"},{"key":"ref_1065","doi-asserted-by":"crossref","unstructured":"Liang, Z., and Huang, C. (2018). The Simulation of Neural Oscillations during Propofol Anesthesia Based on the FPGA Platform, Springer.","DOI":"10.1007\/978-981-10-6496-8_10"},{"key":"ref_1066","doi-asserted-by":"crossref","first-page":"2119","DOI":"10.1109\/TNS.2013.2259503","article-title":"Fault Simulation and Emulation Tools to Augment Radiation-Hardness Assurance Testing","volume":"60","author":"Quinn","year":"2013","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_1067","unstructured":"Ke-Ying, Z., Hong-Xia, G., Yin-Hong, L., Ru-Yu, F., Wei, C., Dong-Sheng, L., Gang, G., and Yi-Hua, Y. (2011). First principles simulation technique for characterizing single event effects. Chin. Phys. B, 20."},{"key":"ref_1068","unstructured":"Bernardeschi, C., Cassano, L., Domenici, A., Gennaro, G., and Pasquariello, M. (2011, January 23\u201329). Simulated injection of radiation-induced logic faults in FPGAs. Proceedings of the 3rd International Conference on Advances in System Testing and Validation Lifecycle, VALID 2011, Barcelona, Spain."},{"key":"ref_1069","unstructured":"Grecki, M. (2006, January 7\u201311). VHDL Simulation considering Single Event Upsets (SEUs). Proceedings of the 2006 NSTI Nanotechnology Conference and Trade Show\u2014NSTI Nanotech 2006 Technical Proceedings, Boston, MA, USA."},{"key":"ref_1070","doi-asserted-by":"crossref","unstructured":"Abbes, H., Ben Ayed, M., Abid, H., and Abid, M. (2015, January 16\u201319). Design verification based on Hardware-In-the-Loop simulation for photovoltaic system. Proceedings of the International Multi-Conference on Systems, Signals and Devices (SSD), Mahdia, Tunisia.","DOI":"10.1109\/SSD.2015.7348166"},{"key":"ref_1071","doi-asserted-by":"crossref","first-page":"687","DOI":"10.1016\/j.epsr.2010.10.034","article-title":"Real-time digital simulation of power Electronics systems with Neutral Point Piloted multilevel inverter using FPGA","volume":"81","author":"Rakotozafy","year":"2011","journal-title":"Electr. Power Syst. Res."},{"key":"ref_1072","doi-asserted-by":"crossref","unstructured":"Debreceni, T., Koekenyesi, T., Sueto, Z., and Varjasi, I. (2014, January 13\u201316). FPGA-based Real-Time Hardware-In-the-Loop Simulator of a Mini Solar Power Station. Proceedings of the IEEE International Energy Conference (ENERGYCON), Dubrovnik, Croatia.","DOI":"10.1109\/ENERGYCON.2014.6850408"},{"key":"ref_1073","first-page":"2361","article-title":"FPGA-based real time simulation of ANFIS-MPPT controller for photovoltaic systems","volume":"4","author":"Chekired","year":"2011","journal-title":"Int. Rev. Model. Simul."},{"key":"ref_1074","doi-asserted-by":"crossref","unstructured":"Li, P., Wang, Z., Ding, C., Yu, H., and Wang, C. (2015, January 26\u201330). A Design of Grid-connected PV System for Real-time Transient Simulation Based on FPGA. Proceedings of the General Meeting of the IEEE-Power-and-Energy-Society, Denver, CO, USA.","DOI":"10.1109\/PESGM.2015.7286432"},{"key":"ref_1075","unstructured":"Handong, B., Zhiguo, Z., and Zhiwen, L. (September, January 31). Design and Implementation of an FPGA-based Real Time Simulation System for Photovoltaic Power Generation. Proceedings of the IEEE Transportation Electrification Conference and Expo (ITEC Asia-Pacific), Beijing, China."},{"key":"ref_1076","unstructured":"Cie, Z., Wang, Z., Li, P., and Ding, C. (2015, January 26\u201329). A Real-time Transient Simulator of Grid-connected Photovoltaic\/Battery System Based on FPGA. Proceedings of the 5th International Conference on Electric Utility Deregulation and Restructuring and Power Technologies (DRPT), Changsha, China."},{"key":"ref_1077","doi-asserted-by":"crossref","unstructured":"Palahalli, H., Huo, Y., and Gruosso, G. (2018, January 20\u201322). Real Time Simulation of Photovoltaic System using FPGA. Proceedings of the International Symposium on Power Electronics, Electrical Drives, Automation and Motion (SPEEDAM), Amalfi, Italy.","DOI":"10.1109\/SPEEDAM.2018.8445288"},{"key":"ref_1078","doi-asserted-by":"crossref","unstructured":"Li, F., Wu, F., Li, M., Xie, Z., Zhang, X., and Xu, J. (2018, January 4\u20137). Research on Real-time Simulation and Modeling of High-permeability Distributed Photovoltaic Power Generation Clusters. Proceedings of the 2018 IEEE International Power Electronics and Application Conference and Exposition, PEAC 2018, Shenzhen, China.","DOI":"10.1109\/PEAC.2018.8590311"},{"key":"ref_1079","unstructured":"Podgorski, P., Scislowski, D., Kowalinski, M., Mrozek, T., Steslicki, M., Barylak, J., Barylak, A., Sylwester, J., Krucker, S., and Hurford, G.J. (June, January 27). Hardware simulator of Caliste-SO detectors for STIX instrument. Proceedings of the Conference on Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments, Wilga, Poland."},{"key":"ref_1080","doi-asserted-by":"crossref","unstructured":"Idris, F.M., Abdullah, W.A.T.W., Ibrahim, Z.A., and Kamaluddin, B. (July, January 29). Design and Simulation of FPGA-Based Readout Control of A High-Energy Electron-Proton Collision Calorimeter. Proceedings of the International Conference on Neutron and X-Ray Scattering 2009, Kuala Lumpur, Malaysia.","DOI":"10.1063\/1.3295583"},{"key":"ref_1081","doi-asserted-by":"crossref","first-page":"1910","DOI":"10.1109\/TNS.2012.2197413","article-title":"Trigger Performance Simulation of a High Speed ADC-Based TOF-PET Read-Out System","volume":"59","author":"Brekke","year":"2012","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_1082","doi-asserted-by":"crossref","first-page":"256","DOI":"10.3182\/20050703-6-CZ-1902.01771","article-title":"FPGA based real time simulation for electrical machines","volume":"38","author":"Zhou","year":"2005","journal-title":"IFAC Proc. Vol."},{"key":"ref_1083","doi-asserted-by":"crossref","unstructured":"Bo, Z., and Xu, J. (July, January 29). Interpolation method in hardware-in-the-loop simulation for brushless DC motor. Proceedings of the 2014 11th World Congress on Intelligent Control and Automation, WCICA 2014, Shenyang, China.","DOI":"10.1109\/WCICA.2014.7053720"},{"key":"ref_1084","doi-asserted-by":"crossref","unstructured":"Kredo Kurtis, I., Zenor, J., Bednar, R., and Crosbie, R. (2015, January 21\u201324). FPGA-Accelerated Simulink Simulations of Electrical Machines. Proceedings of the IEEE Electric Ship Technologies Symposium (ESTS), Alexandria, VA, USA.","DOI":"10.1109\/ESTS.2015.7157864"},{"key":"ref_1085","doi-asserted-by":"crossref","first-page":"447","DOI":"10.3103\/S1068798X15060039","article-title":"Simulation of the electric drive motor in numerically controlled metal-cutting machines","volume":"35","author":"Filatov","year":"2015","journal-title":"Russ. Eng. Res."},{"key":"ref_1086","doi-asserted-by":"crossref","first-page":"830","DOI":"10.1109\/TPWRD.2010.2086499","article-title":"Massively Parallel Implementation of AC Machine Models for FPGA-Based Real-Time Simulation of Electromagnetic Transients","volume":"26","author":"Matar","year":"2011","journal-title":"IEEE Trans. Power Deliv."},{"key":"ref_1087","doi-asserted-by":"crossref","unstructured":"Dufour, C., Cense, S., Jalili-Marandi, V., and Belanger, J. (2013, January 2\u20136). Review of state-of-the-art solver solutions for HIL simulation of power systems, power electronic and motor drives. Proceedings of the 2013 15th European Conference on Power Electronics and Applications, EPE 2013, Lille, France.","DOI":"10.1109\/EPE.2013.6632001"},{"key":"ref_1088","doi-asserted-by":"crossref","first-page":"130","DOI":"10.1109\/TTE.2017.2656141","article-title":"Review of Hardware Platforms for Real-Time Simulation of Electric Machines","volume":"3","author":"Mojlish","year":"2017","journal-title":"IEEE Trans. Transp. Electrif."},{"key":"ref_1089","doi-asserted-by":"crossref","unstructured":"Tola, S., and Sengupta, M. (2012, January 16\u201319). Real-time simulation of an induction motor in different reference frames on a fpga platform. Proceedings of the IEEE International Conference on Power Electronics, Drives and Energy Systems (PEDES), Bengaluru, India.","DOI":"10.1109\/PEDES.2012.6484329"},{"key":"ref_1090","doi-asserted-by":"crossref","unstructured":"Tzanis, N., Proiskos, G., Birbas, M., and Birbas, A. (2018, January 2\u20134). FPGA-assisted distribution grid simulator. Proceedings of the 14th International Symposium on Applied Reconfigurable Computing, ARC 2018, Santorini, Greece.","DOI":"10.1007\/978-3-319-78890-6_51"},{"key":"ref_1091","doi-asserted-by":"crossref","unstructured":"Zhang, B., Fu, S., Jin, Z., and Hu, R. (2017). A Novel FPGA-Based Real-Time Simulator for Micro-Grids. Energies, 10.","DOI":"10.3390\/en10081239"},{"key":"ref_1092","doi-asserted-by":"crossref","unstructured":"Zhang, B., Zhao, D., Jin, Z., and Wu, Y. (2017). Multivalued Coefficient Prestorage and Block Parallel Method for Real-Time Simulation of Microgrid on FRTDS. Energies, 10.","DOI":"10.3390\/en10091248"},{"key":"ref_1093","doi-asserted-by":"crossref","unstructured":"Chengdi, D., Peng, L., Wang, C., Wang, Z., Dawei, Y., Jin, Z., and Zheng, L. (2016, January 10\u201313). A design and implementation of FPGA-based real-time simulator for distribution system with DG integration. Proceedings of the 2016 China International Conference on Electricity Distribution, CICED 2016, Xi\u2019an, China.","DOI":"10.1109\/CICED.2016.7576075"},{"key":"ref_1094","first-page":"104","article-title":"A Block Hierarchical Parallel Method for Real-Time Simulation of Microgrid","volume":"32","author":"Wang","year":"2017","journal-title":"Diangong Jishu Xuebao\/Trans. China Electrotech. Soc."},{"key":"ref_1095","unstructured":"Zhai, X., Lin, C., Gregoire, L.A., Wang, W., Li, W., Zhang, F., and Joos, G. (November, January 29). Multi-rate Real-time Simulation of Modular Multilevel Converter for HVDC Grids Application. Proceedings of the 43rd Annual Conference of the IEEE-Industrial-Electronics-Society (IECON), Beijing, China."},{"key":"ref_1096","doi-asserted-by":"crossref","first-page":"720","DOI":"10.1016\/j.micpro.2015.08.014","article-title":"Real-time simulation of dynamic vehicle models using a high-performance reconfigurable platform","volume":"39","author":"Monga","year":"2015","journal-title":"Microprocess. Microsyst."},{"key":"ref_1097","doi-asserted-by":"crossref","unstructured":"Zhang, Y.Y., Liu, C.G., and Yang, G.J. (2015, January 18\u201319). Electric Drive Armored Vehicle Real-time Simulation Research. Proceedings of the 3rd International Conference on Machinery, Materials Science and Energy Engineering (ICMMSEE), Wuhan, China.","DOI":"10.1142\/9789814719391_0003"},{"key":"ref_1098","doi-asserted-by":"crossref","unstructured":"Ciornei, S.M., Nemes, R.O., Ruba, M., Husar, C., Hedesiu, H., and Martis, C. (2018, January 18\u201319). Real-Time Simulation of a Complete Electric Vehicle Based on NI VeriStand Integration Platform. Proceedings of the 10th International Conference and Expositions on Electrical and Power Engineering (EPE), Iasi, Romania.","DOI":"10.1109\/ICEPE.2018.8559919"},{"key":"ref_1099","first-page":"107","article-title":"Real-time simulation research on electric drive system of armored vehicle","volume":"29","author":"Zhang","year":"2017","journal-title":"Xitong Fangzhen Xuebao\/J. Syst. Simul."},{"key":"ref_1100","doi-asserted-by":"crossref","unstructured":"Jung, Y.K., Mak, F., Qingele, F., and Alzahid, I. (2016, January 12\u201315). WEX-HIL: Design of a Wireless Extensible Hardware-in-the-loop Real-time Simulator for Electric Vehicle Applications. Proceedings of the IEEE Frontiers in Education Conference (FIE), Erie, PA, USA.","DOI":"10.1109\/FIE.2016.7757459"},{"key":"ref_1101","doi-asserted-by":"crossref","first-page":"929","DOI":"10.1108\/03321640810878351","article-title":"Real-time simulation of electric machine drives with hardware-in-the-loop","volume":"27","author":"Mohammed","year":"2008","journal-title":"Compel Int. J. Comput. Math. Electr. Electron. Eng."},{"key":"ref_1102","unstructured":"Popescu, S., Gontean, A., and Budura, G. (2012, January 23\u201325). Hardware Co-Simulation of the BPSK and QPSK Systems on FPGA. Proceedings of the 11th IFAC\/IEEE International Conference on Programmable Devices and Embedded Systems (PDeS), Brno, Czech Republic."},{"key":"ref_1103","unstructured":"Hao, W., Shen, M., and Zhao, H. (2004, January 1\u20134). Optimal design and simulation for multi-rate symbol timing recovery in software radio QPSK demodulation. Proceedings of the 3rd International Conference on Computational Electromagnetics and its Applications, Beijing, China."},{"key":"ref_1104","doi-asserted-by":"crossref","unstructured":"Wang, T., Wang, Q., Liu, D., Liao, M., Wang, K., Cao, L., Zhao, L., Iyer, R., Illikkal, R., and Du, J. (2009, January 9\u201311). Hardware\/Software Co-Simulation for Last Level Cache Exploration. Proceedings of the IEEE International Conference on Networking, Architecture, and Storage, Zhangjiajie, China.","DOI":"10.1109\/NAS.2009.66"},{"key":"ref_1105","doi-asserted-by":"crossref","first-page":"1247","DOI":"10.1007\/s10766-018-0566-x","article-title":"High Speed Cycle-Approximate Simulation of Embedded Cache-Incoherent and Coherent Chip-Multiprocessors","volume":"46","author":"Thompson","year":"2018","journal-title":"Int. J. Parallel Program."},{"key":"ref_1106","doi-asserted-by":"crossref","first-page":"339","DOI":"10.1016\/j.compchemeng.2009.11.006","article-title":"Simulation of the transient behavior of fuel cells by using operator splitting techniques for real-time applications","volume":"34","author":"Kriston","year":"2010","journal-title":"Comput. Chem. Eng."},{"key":"ref_1107","doi-asserted-by":"crossref","first-page":"983","DOI":"10.1016\/j.enconman.2018.08.099","article-title":"CPU-FPGA based real-time simulation of fuel cell electric vehicle","volume":"174","author":"Ma","year":"2018","journal-title":"Energy Convers. Manag."},{"key":"ref_1108","first-page":"2284","article-title":"Fast realization of SAR echo simulation based on FPGA","volume":"32","author":"Wang","year":"2010","journal-title":"Xi Tong Gong Cheng Yu Dian Zi Ji Shu\/Syst. Eng. Electron."},{"key":"ref_1109","first-page":"106","article-title":"Design of a radar signal simulator based on virtex-II series FPGA","volume":"15","author":"Zheng","year":"2006","journal-title":"J. Beijing Inst. Technol. (Engl. Ed.)"},{"key":"ref_1110","unstructured":"Benigni, A., Adler, F., Mura, F., Dick, C., De, D.R., and Monti, A. (2010, January 15\u201316). A new advanced wind-farm real-time simulator platform. Proceedings of the 3rd EPE Wind Energy Chapter Symposium 2010, Stafford, UK."},{"key":"ref_1111","unstructured":"Ma, X., and Cross, P. (2013, January 4\u20137). A novel condition monitoring and real-time simulation system for wind turbines. Proceedings of the European Wind Energy Conference and Exhibition, EWEC 2013, Vienna, Austria."},{"key":"ref_1112","first-page":"446","article-title":"An Authentication Protocol for RFID Tag and its Simulation","volume":"6","year":"2011","journal-title":"J. Netw."},{"key":"ref_1113","unstructured":"Wei, L., and Ma, L. (2010, January 10\u201311). Design and simulation of RFID special IP core based on FPGA technolgy. Proceedings of the 2010 2nd International Conference on Industrial and Information Systems, IIS 2010, Dalian, China."},{"key":"ref_1114","doi-asserted-by":"crossref","unstructured":"Keane, J., Bradley, C., and Ebeling, C. (2004, January 22\u201324). A compiled accelerator for biological cell signaling simulations. Proceedings of the ACM\/SIGDA Twelfth ACM International Symposium on Field-Programmable Gate Arrays - FPGA 2004, Monterey, CA, USA.","DOI":"10.1145\/968280.968313"},{"key":"ref_1115","doi-asserted-by":"crossref","unstructured":"Chapuis, Y.A., Zhou, L., Casner, D., Ai, H., and Herve, Y. (2010, January 28\u201329). FPGA-in-the-loop for control emulation of distributed MEMS simulation using VHDL-AMS. Proceedings of the 1st Workshop on Hardware and Software Implementation and Control of Distributed MEMS, dMEMS 2010, Besancon, France.","DOI":"10.1109\/dMEMS.2010.21"},{"key":"ref_1116","doi-asserted-by":"crossref","unstructured":"Kelmelis, E.J., Durbano, J.P., Humphrey, J.R., Ortiz, F.E., and Curt, P.F. (2006, January 13\u201315). Modeling and simulation of nanoscale devices with a desktop supercomputer. Proceedings of the Conference on Nanomodeling II, San Diego, CA, USA.","DOI":"10.1117\/12.681085"},{"key":"ref_1117","doi-asserted-by":"crossref","unstructured":"Frank, M.P., Oniciuc, L., Meyer-Baese, U.H., and Chiorescu, I. (2009, January 16\u201317). A space-efficient quantum computer simulator suitable for high-speed FPGA implementation. Proceedings of the Conference on Quantum Information and Computation VII, Orlando, FL, USA.","DOI":"10.1117\/12.817924"},{"key":"ref_1118","doi-asserted-by":"crossref","unstructured":"Giannoutakis, K., Makaratzis, A., Tzovaras, D., Filelis-Papadopoulos, C., and Gravvanis, G. (2017, January 23\u201326). On the power consumption modeling for the simulation of heterogeneous HPC clouds. Proceedings of the 1st International Workshop on Cloud-Next Generation, CloudNG 2017, co-located with European Conference on Computer Systems, EuroSys 2017, Belgrade, Serbia.","DOI":"10.1145\/3068126.3068127"},{"key":"ref_1119","doi-asserted-by":"crossref","unstructured":"Zarandy, A., Nagy, Z., Vanek, B., Zsedrovits, T., Kiss, A., and Nemeth, M. (2013, January 16\u201318). A five-camera vision system for UAV visual attitude calculation and collision warning. Proceedings of the 9th International Conference on Computer Vision Systems, ICVS 2013, Saint Petersburg, Russia.","DOI":"10.1007\/978-3-642-39402-7_2"},{"key":"ref_1120","doi-asserted-by":"crossref","first-page":"889","DOI":"10.1016\/j.sysarc.2013.03.016","article-title":"Low power high-performance smart camera system based on SCAMP vision sensor","volume":"59","author":"Carey","year":"2013","journal-title":"J. Syst. Archit."},{"key":"ref_1121","doi-asserted-by":"crossref","first-page":"916","DOI":"10.1016\/j.mejo.2012.05.001","article-title":"FPGA based efficient on-chip memory for image processing algorithms","volume":"43","author":"Deepa","year":"2012","journal-title":"Microelectron. J."},{"key":"ref_1122","doi-asserted-by":"crossref","unstructured":"Malik, P. (2013, January 26\u201328). Hardware architecture dedicated for arithmetic mean filtration implemented in FPGA. Proceedings of the 8th International Conference on Computer Engineering and Systems (ICCES), Cairo, Egypt.","DOI":"10.1109\/ICCES.2013.6707203"},{"key":"ref_1123","first-page":"1048","article-title":"FPGA implementation of a novel Gaussian filter using power optimized approximate adders","volume":"11","author":"Basheer","year":"2018","journal-title":"Indones. J. Electr. Eng. Comput. Sci."},{"key":"ref_1124","doi-asserted-by":"crossref","unstructured":"Podlubne, A., Haase, J., Kalms, L., Akguen, G., Ali, M., Khan, H.u.H., Kamal, A., and Goehringer, D. (2018, January 10\u201312). Low Power Image Processing Applications on FPGAs using Dynamic Voltage Scaling and Partial Reconfiguration. Proceedings of the 12th Conference on Design and Architectures for Signal and Image Processing (DASIP), Porto, Portugal.","DOI":"10.1109\/DASIP.2018.8596910"},{"key":"ref_1125","doi-asserted-by":"crossref","first-page":"808","DOI":"10.1109\/TCE.2008.4560164","article-title":"Low power H.264 deblocking filter hardware implementations","volume":"54","author":"Parlak","year":"2008","journal-title":"IEEE Trans. Consum. Electron."},{"key":"ref_1126","doi-asserted-by":"crossref","first-page":"1079","DOI":"10.1109\/TCE.2010.5506042","article-title":"Pixel Similarity Based Computation and Power Reduction Technique for H.264 Intra Prediction","volume":"56","author":"Adibelli","year":"2010","journal-title":"IEEE Trans. Consum. Electron."},{"key":"ref_1127","doi-asserted-by":"crossref","first-page":"1377","DOI":"10.1109\/TCE.2011.6018897","article-title":"A Low Energy Adaptive Hardware for H.264 Multiple Reference Frame Motion Estimation","volume":"57","author":"Aysu","year":"2011","journal-title":"IEEE Trans. Consum. Electron."},{"key":"ref_1128","doi-asserted-by":"crossref","unstructured":"Adibelli, Y., Parlak, M., and Hamzaoglu, I. (2010, January 1\u20133). A Computation and Power Reduction Technique for H.264 Intra Prediction. Proceedings of the 13th Euromicro Conference on Digital System Design on Architectures, Methods and Tools, Lille, France.","DOI":"10.1109\/DSD.2010.115"},{"key":"ref_1129","doi-asserted-by":"crossref","unstructured":"Senthilkumar, G., and Hariprasath, S. (2014, January 3\u20135). A Low Power Architecture for H.264 Encoder in Intra Prediction Mode. Proceedings of the 3rd International Conference on Communications and Signal Processing (ICCSP), Melmaruvathur, India.","DOI":"10.1109\/ICCSP.2014.6950096"},{"key":"ref_1130","doi-asserted-by":"crossref","unstructured":"Nagaraju, S., and Reddy, P.S. (2017, January 22\u201324). Low Power Pattern Matching Scheme through FSM State Transition for Next Generation NIDS System. Proceedings of the 2nd IEEE International Conference on Electrical, Computer and Communication Technologies (IEEE ICECCT), Coimbatore, India.","DOI":"10.1109\/ICECCT.2017.8117928"},{"key":"ref_1131","unstructured":"Pandey, B., Kumar, T., and Das, T. (2014, January 6\u20138). Design of Power Optimized Memory Circuit Using High Speed Transreceiver Logic IO Standard on 28nm Field Programmable Gate Array. Proceedings of the International Conference on Optimization, Reliabilty, and Information Technology (ICROIT), Faridabad, India."},{"key":"ref_1132","doi-asserted-by":"crossref","unstructured":"Agrawal, T., Kumar, A., and Saraswat, S.K. (2016, January 18\u201320). Design of Low Power SRAM on Artix-7 FPGA. Proceedings of the 2nd International Conference on Communication Control and Intelligent Systems (CCIS), Mathura, India.","DOI":"10.1109\/CCIntelS.2016.7878231"},{"key":"ref_1133","doi-asserted-by":"crossref","unstructured":"Dhankar, M., Kajal, R., Kalia, K., Vashishta, K., and Kumar, A. (2015). Energy efficient memory design using low voltage complementary metal oxide semiconductor on 28nm FPGA. Indian J. Sci. Technol., 8.","DOI":"10.17485\/ijst\/2015\/v8i17\/76237"},{"key":"ref_1134","doi-asserted-by":"crossref","unstructured":"Jamal, H., Farhan, S.M., and Khan, S.A. (2006, January 16\u201318). Low power area efficient high data rate 16bit AES crypto processor. Proceedings of the 18th International Conference on Microelectronics (ICM 2006), Dhahran, Saudi Arabia.","DOI":"10.1109\/ICM.2006.373298"},{"key":"ref_1135","doi-asserted-by":"crossref","unstructured":"Dalmisli, K.V., and Ors, B. (2009, January 6\u20138). Design of new tiny circuits for aes encryption algorithm. Proceedings of the 3rd International Conference on Signals, Circuits and Systems, Medenine, Tunisia.","DOI":"10.1109\/ICSCS.2009.5414191"},{"key":"ref_1136","first-page":"426","article-title":"Design of AES coprocessor used on the node of wireless sensor network","volume":"45","author":"Li","year":"2009","journal-title":"Beijing Daxue Xuebao (Ziran Kexue Ban)\/Acta Sci. Nat. Univ. Pekin."},{"key":"ref_1137","unstructured":"Van, D.J., Delgado-Frias, J., and Medidi, S. (2008, January 14\u201317). FPGA schemes with optimized routing for the advanced encryption standard. Proceedings of the 2008 International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA 2008, Las Vegas, NV, USA."},{"key":"ref_1138","doi-asserted-by":"crossref","unstructured":"Dargie, W., and Poellabauer, C. (2010). Fundamentals of Wireless Sensor Networks: Theory and Practice, Wiley. Wireless Communications and Mobile Computing.","DOI":"10.1002\/9780470666388"},{"key":"ref_1139","unstructured":"Moh\u2019d, A., Marzi, H., Aslam, N., Phillips, W., and Robertson, W. (2011, January 19\u201321). A secure platform of wireless sensor networks. Proceedings of the 2nd International Conference on Ambient Systems, Networks and Technologies, ANT-2011 and 8th International Conference on Mobile Web Information Systems, MobiWIS 2011, Niagara Falls, ON, Canada."},{"key":"ref_1140","unstructured":"Houssain, H., Badra, M., and Al-Somani, T. (2011, January 11\u201314). Hardware implementations of elliptic curve cryptography in wireless sensor networks. Proceedings of the 2011 International Conference for Internet Technology and Secured Transactions, ICITST 2011, Abu Dhabi, United Arab Emirates."},{"key":"ref_1141","unstructured":"Al-Somani, T., and Houssain, H. (2011, January 11\u201314). Implementation of GF(2 m) elliptic curve cryptoprocessor on a nano FPGA. Proceedings of the 2011 International Conference for Internet Technology and Secured Transactions, ICITST 2011, Abu Dhabi, United Arab Emirates."},{"key":"ref_1142","doi-asserted-by":"crossref","unstructured":"Leelavathi, G., Shaila, K., and Venugopal, K.R. (2016, January 22\u201325). Elliptic Curve Cryptography Implementation on FPGA using Montgomery Multiplication for Equal Key and Data size over GF(2(m)) for Wireless Sensor Networks. Proceedings of the IEEE Region 10 Conference (TENCON), Singapore, Singapore.","DOI":"10.1109\/TENCON.2016.7848043"},{"key":"ref_1143","doi-asserted-by":"crossref","unstructured":"Leelavathi, G., Shaila, K., and Venugopal, K.R. (2018, January 10\u201312). Implementation of Public Key Crypto Processor with Probabilistic Encryption on FPGA for Nodes in Wireless Sensor Networks. Proceedings of the 9th International Conference on Computing, Communication and Networking Technologies (ICCCNT), IISC, Bengaluru, India.","DOI":"10.1109\/ICCCNT.2018.8493894"},{"key":"ref_1144","doi-asserted-by":"crossref","unstructured":"Parrilla, L., Castillo, E., Lopez-Ramos, J.A., Alvarez-Bermejo, J.A., Garcia, A., and Morales, D.P. (2018). Unified Compact ECC-AES Co-Processor with Group-Key Support for IoT Devices in Wireless Sensor Networks. Sensors, 18.","DOI":"10.3390\/s18010251"},{"key":"ref_1145","doi-asserted-by":"crossref","first-page":"2949","DOI":"10.1016\/j.comnet.2013.07.001","article-title":"Object extraction scheme and protocol for energy efficient image communication over wireless sensor networks","volume":"57","author":"Pham","year":"2013","journal-title":"Comput. Netw."},{"key":"ref_1146","unstructured":"Engel, A., Liebig, B., and Koch, A. (2012, January 23\u201325). Energy-efficient heterogeneous reconfigurable sensor node for distributed structural health monitoring. Proceedings of the 6th Annual Conference on Design and Architectures for Signal and Image Processing, DASIP 2012, Karlsruhe, Germany."},{"key":"ref_1147","first-page":"1715","article-title":"An hw reconfigurable node with novel scheduling in an energy-harvesting environment","volume":"9","author":"Li","year":"2013","journal-title":"Int. J. Innov. Comput. Inf. Control"},{"key":"ref_1148","doi-asserted-by":"crossref","unstructured":"Chen, C.H., Lin, M.Y., and Lin, W.H. (2017). Designing and Implementing a Lightweight WSN MAC Protocol for Smart Home Networking Applications. J. Circuits Syst. Comput., 26.","DOI":"10.1142\/S0218126617500438"},{"key":"ref_1149","doi-asserted-by":"crossref","unstructured":"Chaudhary, A., Rusia, J., Gourav, K., Tripathi, P., Pandey, J., Majumdar, S., Naugarhiya, A., Acharya, B., Majumder, S., and Verma, S. (2017, January 10\u201311). Design and Simulation of Physical Layer Blocks of ZigBee Transmitter. Proceedings of the International Conference on I-SMAC (IoT in Social, Mobile, Analytics and Cloud) (I-SMAC), Palladam, India.","DOI":"10.1109\/I-SMAC.2017.8058369"},{"key":"ref_1150","doi-asserted-by":"crossref","first-page":"1033","DOI":"10.1109\/TII.2013.2294112","article-title":"Field-Programmable System-on-Chip for Localization of UGVs in an Indoor iSpace","volume":"10","author":"Farina","year":"2014","journal-title":"IEEE Trans. Ind. Inform."},{"key":"ref_1151","doi-asserted-by":"crossref","unstructured":"Brenot, F., Piat, J., and Fillatreau, P. (2016, January 12\u201315). FPGA based hardware acceleration of a BRIEF correlator module for a monocular SLAM application. Proceedings of the 10th International Conference on Distributed Smart Cameras, ICDSC 2016, Vienna, Austria.","DOI":"10.1145\/2967413.2967426"},{"key":"ref_1152","doi-asserted-by":"crossref","unstructured":"Lee, W.Y., Bo-Jhih, C., Wu, C.T., Shih, C.L., Tsai, Y.H., Fan, Y.C., Lee, C.Y., and Chen, T.H. (2015, January 26\u201328). Implementation of an FPGA-Based Vision Localization. Proceedings of the 9th International Conference on Genetic and Evolutionary Computing (ICGEC), Yangon, Myanmar.","DOI":"10.1007\/978-3-319-23207-2_23"},{"key":"ref_1153","first-page":"254","article-title":"Localization and navigation for indoor mobile robot on embedded system","volume":"41","author":"Hu","year":"2013","journal-title":"Huazhong Keji Daxue Xuebao (Ziran Kexue Ban)\/J. Huazhong Univ. Sci. Technol. (Nat. Sci. Ed.)"},{"key":"ref_1154","first-page":"31","article-title":"Analysis and implementation of localization and mapping algorithms for mobile robots based on reconfigurable computing","volume":"37","author":"Sacchetin","year":"2007","journal-title":"Lat. Am. Appl. Res."},{"key":"ref_1155","doi-asserted-by":"crossref","unstructured":"Segura, M., Hashemi, H., Sisterna, C., and Mut, V. (2010, January 15\u201317). Experimental Demonstration of Self-Localized Ultra Wideband Indoor Mobile Robot Navigation System. Proceedings of the International Conference on Indoor Positioning and Indoor Navigation (IPIN), Zurich, Switzerland.","DOI":"10.1109\/IPIN.2010.5647457"},{"key":"ref_1156","doi-asserted-by":"crossref","unstructured":"Segura, M., Sisterna, C., Guzzo, M., Ensinck, G., and Gil, C. (2011, January 13\u201315). Ultra wideband digital receiver implemented on FPGA for mobile robot indoor self-localization. Proceedings of the 2011 7th Southern Conference on Programmable Logic, SPL 2011, Cordoba, Spain.","DOI":"10.1109\/SPL.2011.5782632"},{"key":"ref_1157","unstructured":"Girau, B., and Boumaza, A. (2007, January 12\u201314). Embedded harmonic control for dynamic trajectory planning on FPGA. Proceedings of the IASTED International Conference on Artificial Intelligence and Applications, Innsbruck, Austria."},{"key":"ref_1158","doi-asserted-by":"crossref","unstructured":"Schmidt, M., and Fey, D. (2010, January 13\u201315). An optimized FPGA implementation for a parallel path planning algorithm based on Marching Pixels. Proceedings of the 2010 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2010, Cancun, Mexico.","DOI":"10.1109\/ReConFig.2010.18"},{"key":"ref_1159","unstructured":"Sridharan, K., Priya, T., and Kumar, P. (2009, January 4\u20136). Architecturally-efficient computation of shortest paths for a mobile robot. Proceedings of the 2009 IEEE Symposium on Industrial Electronics and Applications, ISIEA 2009, Kuala Lumpur, Malaysia."},{"key":"ref_1160","doi-asserted-by":"crossref","unstructured":"Nada, A., and Bashiri, A. (October, January 30). Integration of multibody system dynamics with sliding mode control using FPGA technique for trajectory tracking problems. Proceedings of the ASME 2018 Dynamic Systems and Control Conference, DSCC 2018, Hyatt Regency Atlanta, GA, USA.","DOI":"10.1115\/DSCC2018-9108"},{"key":"ref_1161","doi-asserted-by":"crossref","first-page":"2724","DOI":"10.1109\/TVLSI.2013.2297056","article-title":"A Neuromorphic Approach to Path Planning Using a Reconfigurable Neuron Array IC","volume":"22","author":"Koziol","year":"2014","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref_1162","doi-asserted-by":"crossref","first-page":"253","DOI":"10.1016\/j.sysarc.2007.06.003","article-title":"Design of a hardware accelerator for path planning on the Euclidean distance transform","volume":"54","author":"Sudha","year":"2008","journal-title":"J. Syst. Archit."},{"key":"ref_1163","doi-asserted-by":"crossref","first-page":"1301","DOI":"10.1109\/TSMC.2016.2573833","article-title":"Single-Objective Path Planning for Autonomous Robots Using Reconfigurable Analog VLSI","volume":"47","author":"Koziol","year":"2017","journal-title":"IEEE Trans. Syst. Man-Cybern.-Syst."},{"key":"ref_1164","unstructured":"De, L.F.M., Echanobe, J., Del, C.I., Susperregui, L., and Maurtua, I. (2010, January 7\u20139). Development of an embedded system for visual servoing in an industrial scenario. Proceedings of the 5th International Symposium on Industrial Embedded Systems, SIES 2010, Trento, Italy."},{"key":"ref_1165","doi-asserted-by":"crossref","unstructured":"Wang, F., Huang, D., and Sheng, G. (2007, January 5\u20138). A pipelined reconfigurable architecture for real-time image processing of robot vision servoing. Proceedings of the IEEE International Conference on Mechatronics and Automation, Harbin, China.","DOI":"10.1109\/ICMA.2007.4303905"},{"key":"ref_1166","doi-asserted-by":"crossref","unstructured":"Dhipa, M., Jeyakkannan, N., and Chandrasekar, A. (2015, January 27). Hardware accelerated stereo imaging for visual servoing. Proceedings of the Proceedings of Online International Conference on Green Engineering and Technologies (IC-GET), Coimbatore, India.","DOI":"10.1109\/GET.2015.7453786"},{"key":"ref_1167","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1016\/j.rcim.2016.02.005","article-title":"FPGA-based visual control system using dynamic perceptibility","volume":"41","author":"Perez","year":"2016","journal-title":"Robot.-Comput.-Integr. Manuf."},{"key":"ref_1168","doi-asserted-by":"crossref","unstructured":"Lyu, C., Chen, H., Jiang, X., Li, P., and Liu, Y. (2017). Real-time object tracking system based on field-programmable gate array and convolution neural network. Int. J. Adv. Robot. Syst., 14.","DOI":"10.1177\/1729881416682705"},{"key":"ref_1169","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1007\/s12213-018-0108-z","article-title":"Multimodal microscopy test standard for scanning microwave, electron, force and optical microscopy","volume":"14","author":"Haenssler","year":"2018","journal-title":"J.-Micro-Bio Robot."},{"key":"ref_1170","unstructured":"Bin Azhar, M., and Dimond, K. (2002, January 4\u20136). Design of an FPGA based adaptive neural controller for intelligent robot navigation. Proceedings of the Joint Meeting of the 28th EUROMICRO Conference\/EUROMICRO Symposium on Digital System Design, Dortmund, Germany."},{"key":"ref_1171","doi-asserted-by":"crossref","unstructured":"Chinnaaiah, M.C., Dubey, S., Anusha, K., Kumar, P.R., and Savithri, T.S. (2017, January 6\u20137). A Versatile Autonomous Navigation Algorithm for Smart Indoor Environment using FPGA based Robot. Proceedings of the International Conference on Intelligent Computing, Instrumentation and Control Technologies (ICICICT), Kannur, India.","DOI":"10.1109\/ICICICT1.2017.8342740"},{"key":"ref_1172","unstructured":"Baquero, V.A., Borrero, G.H., Pedraza, I., Magalhaes, D., Becker, M., and De, P.C.G. (2013, January 25\u201329). Navigation control in FPGA for a differential-drive mobile robot. Proceedings of the 2013 16th International Conference on Advanced Robotics, ICAR 2013, Montevideo, Uruguay."},{"key":"ref_1173","doi-asserted-by":"crossref","unstructured":"Chinnaiah, M., Savitri, T., and Kumar, P. (May, January 29\u2013). Novel approach in navigation of FPGA robots in robust indoor environment. Proceedings of the International Conference on Advanced Robotics and Intelligent Systems, ARIS 2015, Taipei, Taiwan.","DOI":"10.1109\/ARIS.2015.7158382"},{"key":"ref_1174","doi-asserted-by":"crossref","first-page":"259","DOI":"10.1016\/j.micpro.2010.05.003","article-title":"FPGA based disparity map computation with vergence control","volume":"34","author":"Georgoulas","year":"2010","journal-title":"Microprocess. Microsyst."},{"key":"ref_1175","doi-asserted-by":"crossref","unstructured":"Buder, M. (2012, January 19). Dense realtime stereo matching using a memory efficient Semi-Global-Matching variant based on FPGAs. Proceedings of the Conference on Real-Time Image and Video Processing, Brussels, Belgium.","DOI":"10.1117\/12.921147"},{"key":"ref_1176","unstructured":"Gudis, E., van der Wal, G., Kuthirummal, S., and Chai, S. (May, January 29). Multi-Resolution Real-Time Dense Stereo Vision Processing in FPGA. Proceedings of the 20th IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM), Toronto, Canada."},{"key":"ref_1177","unstructured":"Ambrosch, K., Humenberger, M., and Kubinger, W. (2007, January 24\u201327). A novel hardware architecture for an embedded stereo vision sensor. Proceedings of the 18th International Symposium of the Danube-Adria-Association-for-Automation-and-Manufacturing, Zadar, Croatia."},{"key":"ref_1178","doi-asserted-by":"crossref","unstructured":"Sanjay, D., Savithri, T.S., and Kumar, P.R. (2014, January 10\u201311). Person follower Robotic System. Proceedings of the International Conference on Control, Instrumentation, Communication and Computational Technologies (ICCICCT), Kanyakumari, India.","DOI":"10.1109\/ICCICCT.2014.6993166"},{"key":"ref_1179","doi-asserted-by":"crossref","unstructured":"Sanjay, D., Kumar, P.R., and Savithri, T.S. (2015, January 24\u201325). Robotic system using Fuzzy logic for Person following. Proceedings of the International Conference on Electrical, Electronics, Signals, Communication and Optimization (EESCO), Visakhapatnam, India.","DOI":"10.1109\/EESCO.2015.7253862"},{"key":"ref_1180","first-page":"219","article-title":"Real-time vision system for tracking object with DSP and FPGA architecture","volume":"31","author":"Tian","year":"2005","journal-title":"Jisuanji Gongcheng\/Comput. Eng."},{"key":"ref_1181","doi-asserted-by":"crossref","first-page":"1558","DOI":"10.1109\/TIE.2008.917161","article-title":"Hardware-efficient prediction-correction-based generalized-Voronoi-diagram construction and FPGA implementation","volume":"55","author":"Vachhani","year":"2008","journal-title":"IEEE Trans. Ind. Electron."},{"key":"ref_1182","doi-asserted-by":"crossref","first-page":"118","DOI":"10.1109\/TVLSI.2007.891100","article-title":"VLSI-efficient scheme and FPGA realization for robotic mapping in a dynamic environment","volume":"15","author":"Kumar","year":"2007","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref_1183","doi-asserted-by":"crossref","unstructured":"Sudharsan, V., and Sridharan, K. (2012, January 6\u20139). Hardware-efficient path planning for a mobile robot and FPGA realization. Proceedings of the 2012 IEEE 7th International Conference on Industrial and Information Systems, ICIIS 2012, Chennai, India.","DOI":"10.1109\/ICIInfS.2012.6304788"},{"key":"ref_1184","doi-asserted-by":"crossref","unstructured":"Sridharan, K., Kumar, P.R., Sudha, N., and Vachhani, L. (2008, January 10\u201313). A Novel CAM-Based Robotic Indoor Exploration Algorithm and Its Area-Efficient Implementation. Proceedings of the 34th Annual Conference of the IEEE-Industrial-Electronics-Society, Orlando, FL, USA.","DOI":"10.1109\/IECON.2008.4758336"},{"key":"ref_1185","doi-asserted-by":"crossref","unstructured":"Vachhani, L., and Sridharan, K. (2007, January 18\u201321). Hardware-efficient architecture for generalized Voronoi diagram construction using a prediction-correction approach. Proceedings of the 15th International Conference on Advanced Computing and Communications, Guwahati, India.","DOI":"10.1109\/ADCOM.2007.42"},{"key":"ref_1186","doi-asserted-by":"crossref","unstructured":"Ohkawa, T., Yamashina, K., Matsumoto, T., Ootsu, K., and Yokota, T. (2016, January 6\u20137). Architecture Exploration of Intelligent Robot System using ROS-compliant FPGA Component. Proceedings of the 27th International Symposium on Rapid System Prototyping (RSP) - Shortening the Path from Specification to Prototype, Pittsburgh, PA, USA.","DOI":"10.1145\/2990299.2990312"},{"key":"ref_1187","doi-asserted-by":"crossref","unstructured":"Yamashina, K., Kimura, H., Ohkawa, T., Ootsu, K., and Yokota, T. (2016, January 21\u201323). cReComp: Automated Design Tool for ROS-Compliant FPGA Component. Proceedings of the 10th IEEE International Symposium on Embedded Multicore\/Many-core Systems-on-Chip (MCSOC), Lyon, France.","DOI":"10.1109\/MCSoC.2016.47"},{"key":"ref_1188","doi-asserted-by":"crossref","unstructured":"Sugata, Y., Ootsu, K., Ohkawa, T., and Yokota, T. (2017, January 7\u20139). Acceleration of Publish\/Subscribe Messaging in ROS-compliant FPGA Component. Proceedings of the 8th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies, HEART 2017, Bochum, Germany.","DOI":"10.1145\/3120895.3120904"},{"key":"ref_1189","doi-asserted-by":"crossref","first-page":"363","DOI":"10.1587\/transinf.2017RCP0011","article-title":"FPGA Components for Integrating FPGAs into Robot Systems","volume":"E101D","author":"Ohkawa","year":"2018","journal-title":"IEICE Trans. Inf. Syst."},{"key":"ref_1190","doi-asserted-by":"crossref","first-page":"139","DOI":"10.7227\/IJEEE.50.2.4","article-title":"A project-based strategy for teaching robotics using NI\u2019s embedded-FPGA platform","volume":"50","author":"Mysorewala","year":"2013","journal-title":"Int. J. Electr. Eng. Educ."},{"key":"ref_1191","doi-asserted-by":"crossref","unstructured":"Plaza, P., Sancristobal, E., Fernandez, G., Castro, M., and Perez, C. (2016, January 22\u201324). Collaborative Robotic Educational Tool based on Programmable Logic and Arduino. Proceedings of the Conference on Technologies Applied to Electronics Teaching (TAEE), Sevilla, Spain.","DOI":"10.1109\/TAEE.2016.7528380"},{"key":"ref_1192","doi-asserted-by":"crossref","unstructured":"Plaza Merino, P., Sancristobal Ruiz, E., Carro Fernandez, G., and Castro Gil, M. (2016, January 12\u201315). Robotic Educational Tool to engage students on Engineering. Proceedings of the IEEE Frontiers in Education Conference (FIE), Erie, PA, USA.","DOI":"10.1109\/FIE.2016.7757417"},{"key":"ref_1193","doi-asserted-by":"crossref","unstructured":"Schwiegelshohn, F., Kaestner, F., and Huebner, M. (2016, January 16\u201318). FPGA Design of Numerical Methods for the Robotic Motion Control Task exploiting High-Level Synthesis. Proceedings of the IEEE International Conference on the Science of Electrical Engineering (ICSEE), Eilat, Israel.","DOI":"10.1109\/ICSEE.2016.7806074"},{"key":"ref_1194","doi-asserted-by":"crossref","unstructured":"Lee, W.y., Guo, J.S., and Chen, C.P. (2009, January 2\u20135). Motion Control Components\u2019 Algorithms on a Chip for driving module. Proceedings of the 8th International Conference on Power Electronics and Drive Systems (PEDS), Taipei, Taiwan.","DOI":"10.1109\/PEDS.2009.5385713"},{"key":"ref_1195","unstructured":"Jingwen, T., Meijuan, G., Jin, L., and Kai, L. (2007, January 26\u201331). A robot motion control system based on ARM. Proceedings of the 26th Chinese Control Conference, Zhangjiajie, China."},{"key":"ref_1196","doi-asserted-by":"crossref","first-page":"413","DOI":"10.1049\/iet-cds.2017.0492","article-title":"Precomputation-based radix-4 CORDIC for approximate rotations and Hough transform","volume":"12","author":"Parmar","year":"2018","journal-title":"IET Circuits Devices Syst."},{"key":"ref_1197","doi-asserted-by":"crossref","unstructured":"Juang, Y.S., Sung, T.Y., Ko, L.T., and Li, C.L. (2013). FPGA Implementation of a CORDIC-Based Joint Angle Processor for a Climbing Robot. Int. J. Adv. Robot. Syst., 10.","DOI":"10.5772\/53377"},{"key":"ref_1198","doi-asserted-by":"crossref","unstructured":"Mahyuddin, M.N., Wei, C.Z., and Arshad, M.R. (2009, January 23\u201326). Neuro-Fuzzy Algorithm implemented in Altera\u2019s FPGA for Mobile Robot\u2019s Obstacle Avoidance Mission. Proceedings of the IEEE Region 10 Conference 2009, Singapore, Singapore.","DOI":"10.1109\/TENCON.2009.5396012"},{"key":"ref_1199","doi-asserted-by":"crossref","unstructured":"Mysorewala, M., Alshehri, K., Alkhayat, E., Al-Ghusain, A., and Al-Yagoub, O. (2013, January 16\u201319). Design and Implementation of Fuzzy-Logic based Obstacle-Avoidance and Target-Reaching Algorithms on NI\u2019s Embedded-FPGA Robotic Platform. Proceedings of the 3rd IEEE Symposium on Computational Intelligence in Control and Automation (CICA), Singapore.","DOI":"10.1109\/CICA.2013.6611679"},{"key":"ref_1200","doi-asserted-by":"crossref","unstructured":"Perez-D\u2019Arpino, C., Medina-Melendez, W., Ralev, D., Guzman, J., Fermin, L., Carlos Grieco, J., Fernandez-Lopez, G., and Armada, M. (2009, January 9\u201311). FPGA-based artificial vision system for robot and obstacles detection under strong luminosity variability. Proceedings of the 12th International Conference on Climbing and Walking Robots the Support Technologies for Mobile Machines (CLAWAR), Istanbul, Turkey.","DOI":"10.1142\/9789814291279_0134"},{"key":"ref_1201","unstructured":"Siswoyo, B., Choiron, M.A., Irawan, Y.S., and Wardana, I.N.G. (2013, January 19\u201321). System Architecture and FPGA Embedding of Compact Fuzzy Logic Controller for Arm Robot Joints. Proceedings of the International Conference on Mechanical Engineering (ICOME 2013), Mataram, Indonesia."},{"key":"ref_1202","unstructured":"Siswoyo, B., Choiron, M.A., Wardana, I.N.G., and Irawan, Y.S. (2014, January 10\u201311). Architectural System Design of Six Channels Compact Fuzzy Logic Controller for Arm Robot Joints Using FPGA Technology, Industrial, and Manufacturing Technologies (MIMT). Proceedings of the 5th International Conference on Mechanical, Penang, Malaysia."},{"key":"ref_1203","doi-asserted-by":"crossref","unstructured":"Werner, F., Sitte, J., and Maire, F. (2008, January 17\u201320). Visual Topological Mapping and Localisation using Colour Histograms. Proceedings of the 10th International Conference on Control, Automation, Robotics and Vision, Hanoi, Vietnam.","DOI":"10.1109\/ICARCV.2008.4795543"},{"key":"ref_1204","doi-asserted-by":"crossref","unstructured":"Jeppesen, B.P., Roy, N., Moro, L., and Baronti, F. (2017, January 18\u201321). An FPGA-based controller for collaborative robotics. Proceedings of the 26th IEEE International Symposium on Industrial Electronics (ISIE), Edinburgh, UK.","DOI":"10.1109\/ISIE.2017.8001394"},{"key":"ref_1205","doi-asserted-by":"crossref","unstructured":"Cuperlier, N., Guedjou, H., De, M.F., and Miramond, B. (2016, January 12\u201315). Attention-based smart-camera for spatial cognition. Proceedings of the 10th International Conference on Distributed Smart Cameras, ICDSC 2016, Paris, France.","DOI":"10.1145\/2967413.2967440"},{"key":"ref_1206","first-page":"55","article-title":"High performance velocity estimation for controllers with short processing time by FPGA","volume":"1","author":"Nandayapa","year":"2012","journal-title":"IEEJ J. Ind. Appl."},{"key":"ref_1207","doi-asserted-by":"crossref","first-page":"423","DOI":"10.1109\/TCAD.2005.853692","article-title":"Active leakage power optimization for FPGAs","volume":"25","author":"Anderson","year":"2006","journal-title":"IEEE Trans.-Comput.-Aided Des. Integr. Circuits Syst."},{"key":"ref_1208","first-page":"2431","article-title":"Power optimization In FPGA routing circuits","volume":"10","author":"Sundar","year":"2013","journal-title":"Life Sci. J."},{"key":"ref_1209","first-page":"81","article-title":"Power consumption optimization in Reed Solomon encoders over FPGA","volume":"44","author":"Sandoval","year":"2014","journal-title":"Lat. Am. Appl. Res."},{"key":"ref_1210","doi-asserted-by":"crossref","first-page":"620","DOI":"10.1016\/S1007-0214(07)70142-6","article-title":"CRC Look-up Table Optimization for Single-Bit Error Correction","volume":"12","author":"Pan","year":"2007","journal-title":"Tsinghua Sci. Technol."},{"key":"ref_1211","doi-asserted-by":"crossref","first-page":"1613","DOI":"10.1109\/TCAD.2015.2427278","article-title":"Synthesis and Optimization of Pipelines for HW Implementations of Dataflow Programs","volume":"34","author":"Prihozhy","year":"2015","journal-title":"IEEE Trans.-Comput.-Aided Des. Integr. Circuits Syst."},{"key":"ref_1212","doi-asserted-by":"crossref","unstructured":"Guo, Q., Wang, C., Feng, X., and Zhou, X. (2013, January 16\u201318). Automatic Loop-based Pipeline Optimization on Reconfigurable Platform. Proceedings of the 12th IEEE International Conference on Trust, Security and Privacy in Computing and Communications (TrustCom), Melbourne, Australia.","DOI":"10.1109\/TrustCom.2013.112"},{"key":"ref_1213","doi-asserted-by":"crossref","unstructured":"Rathod, A., and Thakker, R.A. (2014, January 22\u201324). FPGA Realization of Particle Swarm Optimization Algorithm using Floating Point Arithmetic. Proceedings of the International Conference on High Performance Computing and Applications (ICHPCA), Bhubaneswar, India.","DOI":"10.1109\/ICHPCA.2014.7045338"},{"key":"ref_1214","doi-asserted-by":"crossref","unstructured":"Kurek, M., Becker, T., and Luk, W. (2013, January 25\u201327). Parametric Optimization of Reconfigurable Designs Using Machine Learning. Proceedings of the 9th International Applied Reconfigurable Computing Symposium (ARC), Los Angeles, CA, USA.","DOI":"10.1007\/978-3-642-36812-7_13"},{"key":"ref_1215","unstructured":"Yamada, T., Maeda, Y., Miyoshi, S., and Hikawa, H. (2010, January 18\u201321). Simultaneous perturbation particle swarm optimization and FPGA realization. Proceedings of the SICE Annual Conference 2010, Taipei, Taiwan."},{"key":"ref_1216","doi-asserted-by":"crossref","unstructured":"Ma, Y., Xia, L., Lin, J., Jing, J., Liu, Z., and Yu, X. (2012, January 29\u201331). Hardware performance optimization and evaluation of SM3 hash algorithm on FPGA. Proceedings of the 14th International Conference on Information and Communications Security, ICICS 2012, Hong Kong, China.","DOI":"10.1007\/978-3-642-34129-8_10"},{"key":"ref_1217","first-page":"577","article-title":"Colored Petri-net based approach for modeling and optimization of FIFO stack","volume":"29","author":"Fu","year":"2008","journal-title":"Yi Qi Yi Biao Xue Bao\/Chin. J. Sci. Instrum."},{"key":"ref_1218","doi-asserted-by":"crossref","first-page":"2072","DOI":"10.1109\/TC.2017.2701365","article-title":"Optimization of Constant Matrix Multiplication with Low Power and High Throughput","volume":"66","author":"Kumm","year":"2017","journal-title":"IEEE Trans. Comput."},{"key":"ref_1219","doi-asserted-by":"crossref","unstructured":"Bhiwapurkar, N., and Mohan, N. (2006, January 23\u201326). Torque ripple optimization in switched reluctance motor using two-phase model and optimization search technique. Proceedings of the International Symposium on Power Electronics, Electrical Drives, Automation and Motion, Taormina, Italy.","DOI":"10.1109\/pesc.2006.1711855"},{"key":"ref_1220","unstructured":"Blaho, J., Korenek, J., and Pus, V. (2009, January 19\u201320). Memory optimization for packet classification algorithms. Proceedings of the 2009 Symposium on Architecture for Networking and Communications Systems, ANCS\u201909, Princeton, NJ, USA."},{"key":"ref_1221","first-page":"381","article-title":"Applying Queueing Theory for the Optimization of a Banking Model","volume":"19","author":"Cowdrey","year":"2018","journal-title":"J. Internet Technol."},{"key":"ref_1222","unstructured":"Caroff, T., Sarno, C., Hodot, R., Brignone, M., and Simon, J. (2014, January 24\u201326). New optimization strategy of thermoelectric coolers applied to automotive and avionic applications. Proceedings of the 12th European Conference on Thermoelectricity (ECT), Madrid, Spain."},{"key":"ref_1223","unstructured":"Giordano, F., Fox, W., Horton, S., and Weir, M. (2008). A First Course in Mathematical Modeling, Cengage Learning."},{"key":"ref_1224","doi-asserted-by":"crossref","first-page":"1853","DOI":"10.1109\/TIE.2007.898286","article-title":"A VHDL holistic modeling approach and FPGA implementation of a digital sensorless induction motor control scheme","volume":"54","author":"Cirstea","year":"2007","journal-title":"IEEE Trans. Ind. Electron."},{"key":"ref_1225","doi-asserted-by":"crossref","unstructured":"Tisan, A., Cirstea, M., Buchman, A., Parera, A., Oniga, S., and Ilea, D. (2010, January 4\u20137). Holistic Modeling, Design and Optimal Digital Control of a Combined Renewable Power System. Proceedings of the IEEE International Symposium on Industrial Electronics (ISIE), Bari, Italy.","DOI":"10.1109\/ISIE.2010.5636986"},{"key":"ref_1226","doi-asserted-by":"crossref","unstructured":"Petrinec, K., Cirstea, M., Seare, K., and Marinescu, C. (2008, January 22\u201323). A novel FPGA fuel cell system controller design. Proceedings of the 11th International Conference on Optimization of Electrical and Electronic Equipment, Brasov, Romania.","DOI":"10.1109\/OPTIM.2008.4602440"},{"key":"ref_1227","doi-asserted-by":"crossref","unstructured":"Cirstea, M., and Parera-Ruiz, A. (2010, January 20\u201321). An FPGA Controller for a Combined Solar\/Wind Power System. Proceedings of the 12th International Conference on Optimization of Electrical and Electronic Equipment, Brasov, Romania.","DOI":"10.1109\/OPTIM.2010.5510437"},{"key":"ref_1228","doi-asserted-by":"crossref","unstructured":"Chen, C.H., Chang, W.H., Chen, D., Tai, L.P., and Wang, C.C. (2007, January 5\u20138). Modeling of digitally-controlled voltage-mode DC-DC converters. Proceedings of the 33rd Annual Conference of the IEEE-Industrial-Electronics-Society, Taipei, Taiwan.","DOI":"10.1109\/IECON.2007.4460043"},{"key":"ref_1229","doi-asserted-by":"crossref","unstructured":"Huang, Z., and Dinavahi, V. (2018). A Fast and Stable Method for Modeling Generalized Nonlinearities in Power Electronic Circuit Simulation and its Real-Time Implementation. IEEE Trans. Power Electron.","DOI":"10.1109\/TPEL.2018.2851570"},{"key":"ref_1230","doi-asserted-by":"crossref","unstructured":"Lopez-Colino, F., Sanchez, A., De, C.A., and Garrido, J. (2013, January 2\u20136). Modeling of power converters for debugging digital controllers through FPGA emulation. Proceedings of the 2013 15th European Conference on Power Electronics and Applications, EPE 2013, Lille, France.","DOI":"10.1109\/EPE.2013.6631870"},{"key":"ref_1231","unstructured":"Ntoune, R.S.N., Bahoura, M., and Park, C.W. (2012, January 17\u201320). FPGA-Implementation of Pipelined Neural Network for Power Amplifier Modeling. Proceedings of the 10th IEEE International New Circuits and Systems Conference (NEWCAS), Montreal, QC, Canada."},{"key":"ref_1232","doi-asserted-by":"crossref","unstructured":"Tornello, L.D., Scelba, G., Cacciato, M., Scarcella, G., Palmieri, A., Vanelli, E., Pernaci, C., and Di Dio, R. (2018, January 20\u201322). FPGA-Based Real-Time Models of IGBT Power Converters. Proceedings of the International Symposium on Power Electronics, Electrical Drives, Automation and Motion (SPEEDAM), Amalfi, Italy.","DOI":"10.1109\/SPEEDAM.2018.8445331"},{"key":"ref_1233","doi-asserted-by":"crossref","unstructured":"Papamichael, M., Hoe, J., and Mutlu, O. (2011, January 1\u20134). FIST: A fast, lightweight, FPGA-friendly packet latency estimator for NoC modeling in full-system simulations. Proceedings of the 5th ACM\/IEEE International Symposium on Networks-on-Chip, NOCS 2011, Pittsburgh, PA, USA.","DOI":"10.1145\/1999946.1999969"},{"key":"ref_1234","doi-asserted-by":"crossref","unstructured":"Ost, L., Almeida, G., Mandelli, M., Wachter, E., Varyani, S., Sassatelli, G., Indrusiak, L., Robert, M., and Moraes, F. (2011, January 20\u201322). Exploring heterogeneous NoC-based MPSoCs: From FPGA to high-level modeling. Proceedings of the 6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip, ReCoSoC 2011 Proceedings, Montpellier, France.","DOI":"10.1109\/ReCoSoC.2011.5981517"},{"key":"ref_1235","doi-asserted-by":"crossref","first-page":"279","DOI":"10.1109\/TED.2010.2089987","article-title":"Characterization and Design of Through-Silicon Via Arrays in Three-Dimensional ICs Based on Thermomechanical Modeling","volume":"58","author":"Zhang","year":"2011","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_1236","first-page":"1449","article-title":"Temperature drift modeling and real-time compensation of interferometric fiber optic gyroscope","volume":"28","author":"Jin","year":"2007","journal-title":"Hangkong Xuebao\/Acta Aeronaut. Et Astronaut. Sin."},{"key":"ref_1237","doi-asserted-by":"crossref","first-page":"607","DOI":"10.1109\/23.940127","article-title":"Testing and modeling Ethernet switches and networks for use in ATLAS high-level triggers","volume":"48","author":"Dobinson","year":"2001","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_1238","doi-asserted-by":"crossref","unstructured":"Wang, S., Zhao, H., Huang, S., and Hafid, A. (2011, January 16\u201318). Modeling FPGA-based IEEE 802.11 DCF. Proceedings of the 2011 7th International Conference on Mobile Ad-hoc and Sensor Networks, MSN 2011, Beijing, China.","DOI":"10.1109\/MSN.2011.49"},{"key":"ref_1239","doi-asserted-by":"crossref","unstructured":"Arifin, S., and Cheung, P.Y.K. (2006, January 8\u201311). User attention based arousal content modeling. Proceedings of the IEEE International Conference on Image Processing (ICIP 2006), Atlanta, GA, USA.","DOI":"10.1109\/ICIP.2006.312450"},{"key":"ref_1240","unstructured":"Mellit, A. (2010). Artificial intelligence technique for modelling and forecasting of meteorological data: A survey. Atmos. Turbul. Meteorol. Model. Aerodyn., 293\u2013327."},{"key":"ref_1241","unstructured":"Ciobanu, L., and Thirer, N. (2009, January 5\u20138). Modeling vechicles and mobile robots. Proceedings of the 47th AIAA Aerospace Sciences Meeting and Exhibit Including the New Horizons Forum and Aerospace Exposition, Orlando, FL, USA."},{"key":"ref_1242","doi-asserted-by":"crossref","unstructured":"Mie, S., Okuyama, Y., and Saito, H. (2018, January 12\u201314). Simplified quadcopter simulation model for spike-based hardware PID controller using SystemC-AMS. Proceedings of the 12th IEEE International Symposium on Embedded Multicore\/Many-Core Systems-on-Chip, MCSoC 2018, Hanoi, Vietnam.","DOI":"10.1109\/MCSoC2018.2018.00016"},{"key":"ref_1243","doi-asserted-by":"crossref","unstructured":"Parera-Ruiz, A., Cirstea, M.N., Cirstea, S.E., and Dinu, A. (2009, January 3\u20135). Integrated Renewable Energy System Modelling with direct FPGA Controller Prototyping. Proceedings of the 35th Annual Conference of the IEEE-Industrial-Electronics-Society, Porto, Portugal.","DOI":"10.1109\/IECON.2009.5415386"},{"key":"ref_1244","doi-asserted-by":"crossref","unstructured":"Tekale, P.S., Ayyagari, R., Sudarsan, S.D., Jetley, R., and Ramaswamy, S. (2017, January 12\u201315). Modeling and Analysis of FPGA based Power Management System for Renewables. Proceedings of the 22nd IEEE International Conference on Emerging Technologies and Factory Automation (ETFA), Limassol, Cyprus.","DOI":"10.1109\/ETFA.2017.8247717"},{"key":"ref_1245","doi-asserted-by":"crossref","unstructured":"Nunez-Perez, J.C., Sillas-Luna, J.A., Cardenas Valdez, J.R., Galaviz-Aguilar, J.A., Tlelo Cuautle, E., Vazquez-Lopez, C.E., and Trujillo-Reyes, L. (2016, January 9\u201311). FPGA Realization of RF-PA Models with Memory Effects based on ANFIS. Proceedings of the IEEE International Autumn Meeting on Power, Electronics and Computing (ROPEC), Ixtapa, Mexico.","DOI":"10.1109\/ROPEC.2016.7830638"},{"key":"ref_1246","unstructured":"Salomon, D. (2006). Data Compression: The Complete Reference, Springer."},{"key":"ref_1247","doi-asserted-by":"crossref","unstructured":"Fowers, J., Kim, J.Y., Burger, D., and Hauck, S. (2015, January 3\u20135). A Scalable High-Bandwidth Architecture for Lossless Compression on FPGAs. Proceedings of the 2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), Vancouver, QC, Canada.","DOI":"10.1109\/FCCM.2015.46"},{"key":"ref_1248","unstructured":"Abd, E.G.M., Salama, A., and Khalil, A. (2007, January 27\u201330). Design and implementation of FPGA- Based systolic array for LZ data compression. Proceedings of the 2007 IEEE International Symposium on Circuits and Systems, ISCAS 2007, New Orleans, LA, USA."},{"key":"ref_1249","doi-asserted-by":"crossref","unstructured":"Kim, J.Y., Hauck, S., and Burger, D. (2014, January 11\u201313). A Scalable Multi-Engine Xpress9 Compressor with Asynchronous Data Transfer. Proceedings of the 22nd IEEE Annual International Symposium on Field-Programmable Custom Computing Machines ((FCCM), Boston, MA, USA.","DOI":"10.1109\/FCCM.2014.49"},{"key":"ref_1250","doi-asserted-by":"crossref","unstructured":"Gao, Y., Ye, H., Wang, J., and Lai, J. (2015, January 3\u20136). FPGA Bitstream Compression and Decompression based on LZ77 Algorithm and BMC Technique. Proceedings of the 11th IEEE International Conference on ASIC (ASICON), Chengdu, China.","DOI":"10.1109\/ASICON.2015.7517171"},{"key":"ref_1251","unstructured":"Szecowka, P.M., and Mandrysz, T. (2009, January 25\u201327). Towards Hardware Implementation of bzip2 Data Compression Algorith. Proceedings of the 16th International Conference Mixed Design of Integrated Circuits and Systems, Lodz, Poland."},{"key":"ref_1252","doi-asserted-by":"crossref","unstructured":"Hernandez, M., Alvarado-Nava, O., and Martinez, F. (2010, January 13\u201315). Huffman coding-based compression unit for embedded systems. Proceedings of the 2010 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2010, Cancun, Mexico.","DOI":"10.1109\/ReConFig.2010.65"},{"key":"ref_1253","doi-asserted-by":"crossref","unstructured":"Soto Hernandez, M.A., Alvarado-Nava, O., Rodriguez-Martinez, E., and Zaragoza Martinez, F.J. (2013, January 9\u201311). Tree-less Huffman Coding Algorithm for Embedded Systems. Proceedings of the International Conference on Reconfigurable Computing and FPGAs (ReConFig), Cancun, Mexico.","DOI":"10.1109\/ReConFig.2013.6732335"},{"key":"ref_1254","unstructured":"Zhang, J., Pei, D., and Zhu, J. (2005, January 1\u20134). A hardware architecture of the real-time and lossless data compression based on LZW algorithm. Proceedings of the 6th International Symposium on Test and Measurement (ISTM), Dalian, China."},{"key":"ref_1255","unstructured":"Wang, K.y., Yao, Y.x., and Zhou, L. (2014, January 24\u201325). Research on Compiled-type Numerical Control System and Its Data Compression Technology. Proceedings of the 3rd International Conference on Machine Design and Manufacturing Engineering (ICMDME), Jeju Island, Korea."},{"key":"ref_1256","unstructured":"Li, J., Mao, H., Zhang, W., Lin, J., and Ma, Y. (2005, January 1\u20134). Research on realization of real-time and lossless hardware compression algorithm. Proceedings of the 6th International Symposium on Test and Measurement (ISTM), Dalian, China."},{"key":"ref_1257","doi-asserted-by":"crossref","unstructured":"Kostarelos, F., Charitopoulos, G., and Pnevmatikatos, D.N. (2017, January 17\u201318). Less is More: Increasing the Scope of Hardware Debugging with Compression. Proceedings of the 4th Panhellenic Conference on Electronics and Telecommunications (PACET), Xanthi, Greece.","DOI":"10.1109\/PACET.2017.8259958"},{"key":"ref_1258","doi-asserted-by":"crossref","unstructured":"Lee, S.M., Jang, J.H., Oh, J.H., Kim, J.K., and Lee, S.E. (2017). Design of hardware accelerator for Lempel-Ziv 4 (LZ4) compression. IEICE Electron. Express, 14.","DOI":"10.1587\/elex.14.20170399"},{"key":"ref_1259","doi-asserted-by":"crossref","first-page":"1003","DOI":"10.1587\/transinf.2016EDP7383","article-title":"A High Performance FPGA-Based Sorting Accelerator with a Data Compression Mechanism","volume":"E100D","author":"Kobayashi","year":"2017","journal-title":"IEICE Trans. Inf. Syst."},{"key":"ref_1260","doi-asserted-by":"crossref","unstructured":"Jang, J.H., Lee, S.M., Gwon, O.S., and Lee, S.E. (2016, January 11\u201313). An FPGA Based Compression Accelerator for Forex Trading System. Proceedings of the 13th International Conference on Information Technology - New Generations (ITNG), Las Vegas, NV, USA.","DOI":"10.1007\/978-3-319-32467-8_62"},{"key":"ref_1261","doi-asserted-by":"crossref","unstructured":"Lee, S.M., Oh, J.H., Jang, J.H., Lee, S.M., Kim, J.K., and Lee, S.E. (2016, January 25\u201328). Live Demonstration: An FPGA based Hardware Compression Accelerator for Hadoop System. Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), Jeju, Korea.","DOI":"10.1109\/APCCAS.2016.7804035"},{"key":"ref_1262","doi-asserted-by":"crossref","unstructured":"Ruiz-Rosero, J., Ramirez-Gonzalez, G., Williams, J.M., Liu, H., Khanna, R., and Pisharody, G. (2017). Internet of Things: A Scientometric Review. Symmetry, 9.","DOI":"10.3390\/sym9120301"},{"key":"ref_1263","doi-asserted-by":"crossref","first-page":"34","DOI":"10.1109\/MITP.2017.3680952","article-title":"Security and Privacy for a Green Internet of Things","volume":"19","author":"Szymanski","year":"2017","journal-title":"IT Prof."},{"key":"ref_1264","first-page":"439","article-title":"Practical Techniques for Securing the Internet of Things (IoT) Against Side Channel Attacks","volume":"30","author":"Tsague","year":"2018","journal-title":"Internet Things Big Data Anal. Towar.-Next-Gener. Intell."},{"key":"ref_1265","doi-asserted-by":"crossref","first-page":"331","DOI":"10.1016\/j.compeleceng.2019.02.013","article-title":"An internet of things security system based on grouping of smart cards managed by field programmable gate array","volume":"74","author":"Barbosa","year":"2019","journal-title":"Comput. Electr. Eng."},{"key":"ref_1266","doi-asserted-by":"crossref","unstructured":"Prasetyo, K.N., Purwanto, Y., and Darlis, D. (2014, January 28\u201330). An implementation of data encryption for internet of things using blowfish algorithm on fpga. Proceedings of the 2nd International Conference on Information and Communication Technology (ICoICT), Bandung, Indonesia.","DOI":"10.1109\/ICoICT.2014.6914043"},{"key":"ref_1267","doi-asserted-by":"crossref","unstructured":"Khatib, K., Ahmed, M., Kamaleldin, A., Abdelghany, M., and Mostafa, H. (2018, January 7\u20139). Dynamically Reconfigurable Power Efficient Security for Internet of Things Devices. Proceedings of the 7th International Conference on Modern Circuits and Systems Technologies (MOCAST), Thessaloniki, Greece.","DOI":"10.1109\/MOCAST.2018.8376645"},{"key":"ref_1268","unstructured":"Gookyi, D., and Ryoo, K. (2018, January 23\u201325). Design of cryptographic core for protecting low cost IoT devices. Proceedings of the 13th International Conference on Future Information Technology, FutureTech 2018, Salerno, Italy."},{"key":"ref_1269","unstructured":"Le, X.S., Le Lann, J.C., Lagadec, L., Fabresse, L., Bouraqadi, N., and Laval, J. (2016, January 15\u201317). CaRDIN: An Agile Environment for Edge Computing on Reconfigurable Sensor Networks. Proceedings of the International Conference on Computational Science and Computational Intelligence (CSIC), Las Vegas, NV, USA."},{"key":"ref_1270","doi-asserted-by":"crossref","unstructured":"Danner, J., Wills, L., Ruiz, E.M., and Lerner, L.W. (2016, January 6\u20137). Rapid Precedent-Aware Pedestrian and Car Classification on Constrained IoT Platforms. Proceedings of the 14th ACM\/IEEE Symposium on Embedded Systems for Real-Time Multimedia (ESTIMedia), Pittsburgh, PA, USA.","DOI":"10.1145\/2993452.2993562"},{"key":"ref_1271","doi-asserted-by":"crossref","unstructured":"Damljanovic, A., and Lanza-Gutierrez, J. (2018, January 20\u201323). An embedded cascade SVM approach for face detection in the IoT edge layer. Proceedings of the 44th Annual Conference of the IEEE Industrial Electronics Society, IECON 2018, Washington, DC, USA.","DOI":"10.1109\/IECON.2018.8591634"},{"key":"ref_1272","doi-asserted-by":"crossref","unstructured":"Tsai, W.C., Zhu, S.X., Lu, M.H., Merzoug, J., Yu, C., and Huang, I. (2017, January 8\u201310). An Implementation of IoT Gateway for Home Appliances Control over Cellular Network. Proceedings of the 8th IEEE International Conference on Awareness Science and Technology (iCAST), Taichung, Taiwan.","DOI":"10.1109\/ICAwST.2017.8256488"},{"key":"ref_1273","doi-asserted-by":"crossref","unstructured":"Song, K., Huang, Z., and Gao, H. (2018, January 16\u201318). Design of intelligent environmental gateway platform based on Zynq-7000. Proceedings of the 2nd International Conference on Advances in Image Processing, ICAIP 2018, Chengdu, China.","DOI":"10.1145\/3239576.3239604"},{"key":"ref_1274","doi-asserted-by":"crossref","unstructured":"Tan, T.H., Ooi, C.Y., and Marsono, M.N. (2017, January 7\u20139). hpFog: A FPGA-based Fog Computing Platform. Proceedings of the 12th International Conference on Networking, Architecture, and Storage (NAS), Shenzhen, China.","DOI":"10.1109\/NAS.2017.8026862"},{"key":"ref_1275","doi-asserted-by":"crossref","unstructured":"Laurent, J., Benoit, P., Dalmasso, L., and Gil, T. (2018, January 27\u201330). Computing in the Fog with Reconfigurable Gateways. Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), Florence, Italy.","DOI":"10.1109\/ISCAS.2018.8351774"},{"key":"ref_1276","first-page":"161","article-title":"FPGA-based ultra-low latency HIL fault testing of a permanent magnet motor drive using RT-LAB-XSG","volume":"84","author":"Dufour","year":"2008","journal-title":"Simul.-Trans. Soc. Model. Simul. Int."},{"key":"ref_1277","doi-asserted-by":"crossref","unstructured":"Mina, J., Flores, Z., Lopez, E., Perez, A., and Calleja, J.H. (2016, January 20\u201323). Processor-in-the-Loop and Hardware-in-the-Loop Simulation of Electric Systems based in FPGA. Proceedings of the 13th International Conference on Power Electronics (CIEP), Guanajuato, Mexico.","DOI":"10.1109\/CIEP.2016.7530751"},{"key":"ref_1278","doi-asserted-by":"crossref","first-page":"1337","DOI":"10.1007\/s00202-017-0630-3","article-title":"Failure analysis of AC motor drives via FPGA-based hardware-in-the-loop simulations","volume":"99","author":"Aiello","year":"2017","journal-title":"Electr. Eng."},{"key":"ref_1279","doi-asserted-by":"crossref","unstructured":"Paiz, C., Pohl, C., and Porrmann, M. (2008). Hardware-in-the-loop simulations for FPGA-based digital control design. Informatics in Control Automation and Robotics, Springer.","DOI":"10.1007\/978-3-540-79142-3_27"},{"key":"ref_1280","doi-asserted-by":"crossref","unstructured":"Sanchez, A., Todorovich, E., and de Castro, A. (2018). Exploring the Limits of Floating-Point Resolution for Hardware-In-the-Loop Implemented with FPGAs. Electronics, 7.","DOI":"10.3390\/electronics7100219"},{"key":"ref_1281","doi-asserted-by":"crossref","unstructured":"Abourida, S., Cense, S., Dufour, C., and Belanger, J. (2013, January 13\u201317). Hardware-in-the-loop simulation of electric systems and power Electronics on FPGA using physical modeling. Proceedings of the 2013 4th International Conference on Power Engineering, Energy and Electrical Drives, POWERENG 2013, Istanbul, Turkey.","DOI":"10.1109\/PowerEng.2013.6635708"},{"key":"ref_1282","doi-asserted-by":"crossref","first-page":"1441","DOI":"10.1007\/s00202-017-0597-0","article-title":"HIL simulation of the DTC for a three-level inverter fed a PMSM with neutral-point balancing control based on FPGA","volume":"100","year":"2018","journal-title":"Electr. Eng."},{"key":"ref_1283","doi-asserted-by":"crossref","unstructured":"Sajabi, C., Chen, C.I.H., Lin, D.M., and Tsui, J.B.Y. (2006, January 24\u201327). FPGA frequency domain based GPS coarse acquisition processor using FFT. Proceedings of the 23rd IEEE Instrumentation and Measurement Technology Conference, Sorrento, Italy.","DOI":"10.1109\/IMTC.2006.328619"},{"key":"ref_1284","doi-asserted-by":"crossref","first-page":"20","DOI":"10.3969\/j.issn.1004-4132.2010.01.004","article-title":"Design and realization of synchronization circuit for GPS software receiver based on FPGA","volume":"21","author":"Yu","year":"2010","journal-title":"J. Syst. Eng. Electron."},{"key":"ref_1285","unstructured":"Marchan-Hemandez, J.F., Ramos-Perez, I., Bosch-Lluis, X., Camps, A., and Prehn, R. (August, January 31). FPGA-based implementation of a DDM-generator for GPS-reflectometry. Proceedings of the IEEE International Geoscience and Remote Sensing Symposium (IGARSS), Denver, CO, USA."},{"key":"ref_1286","unstructured":"Slanina, Z., Kasik, V., and Musil, K. (2012, January 23\u201325). GPS Synchronisation for FPGA Devices. Proceedings of the 11th IFAC\/IEEE International Conference on Programmable Devices and Embedded Systems (PDeS), Brno, Czech Republic."},{"key":"ref_1287","first-page":"109","article-title":"Realize accurate timing with FPGA during GPS synch failure","volume":"27","author":"Yang","year":"2007","journal-title":"Dianli Zidonghua Shebei \/ Electr. Power Autom. Equip."},{"key":"ref_1288","doi-asserted-by":"crossref","first-page":"91","DOI":"10.3844\/jcssp.2014.91.98","article-title":"Design and implementation of global positioning system receiver in field programmable gate array with short message service","volume":"10","author":"Kavya","year":"2013","journal-title":"J. Comput. Sci."},{"key":"ref_1289","doi-asserted-by":"crossref","unstructured":"Du, Y., Li, J., Wang, B., and Jiang, Q. (2010, January 4\u20136). Design of GPS data acquisition and processing system based on FPGA. Proceedings of the 2nd International Conference on Information Science and Engineering, ICISE2010, Hangzhou, China.","DOI":"10.1109\/ICISE.2010.5690913"},{"key":"ref_1290","first-page":"3582","article-title":"GPS correlator research and FPGA implementation","volume":"20","author":"Wang","year":"2008","journal-title":"Xitong Fangzhen Xuebao \/ J. Syst. Simul."},{"key":"ref_1291","doi-asserted-by":"crossref","unstructured":"Wang, Y., Gao, Y., and Wang, M. (2014, January 21\u201323). The Implementation of Rapid Acquisition Algorithm for GPS Weak Signal by Using FPGA. Proceedings of the 5th China Satellite Navigation Conference (CSNC), Nanjing, China.","DOI":"10.1007\/978-3-642-54737-9_17"},{"key":"ref_1292","unstructured":"Diaz, J., Garcia, J., and Roncagliolo, P. (2012, January 4\u201312). An FPGA implementation of a data-bit asynchronous GPS\/GLONASS correlator. Proceedings of the 7th Argentine School of Micro-Nanoelectronics, Technology and Applications, EAMTA 2012, Cordoba, Spain."},{"key":"ref_1293","first-page":"1513","article-title":"FPGA-based GPS correlator research and implementation","volume":"23","author":"Hu","year":"2011","journal-title":"Xitong Fangzhen Xuebao\/J. Syst. Simul."},{"key":"ref_1294","doi-asserted-by":"crossref","unstructured":"Kumar, B.P., and Paidimarry, C.S. (2014, January 6\u20138). Development and Analysis of C\/A Code Generation of GPS Receiver in FPGA and DSP. Proceedings of the Conference on Recent Advances in Engineering and Computational Sciences (RAECS), Chandigarh, India.","DOI":"10.1109\/RAECS.2014.6799658"},{"key":"ref_1295","unstructured":"Ming, P. (2009, January 17\u201319). FPGA-Based GPS Application System Design. Proceedings of the 21st Chinese Control and Decision Conference, Guilin, China."},{"key":"ref_1296","doi-asserted-by":"crossref","unstructured":"Zeng, Y., Yu, Y., and Liu, L. (2017, January 6\u20138). Realization of Baseband Signal Processing for Beidou\/GPS Multi-Mode Receiver by FPGA. Proceedings of the 9th IEEE International Conference on Communication Software and Networks (ICCSN), GuangZhou, China.","DOI":"10.1109\/ICCSN.2017.8230234"},{"key":"ref_1297","unstructured":"Gao, Y.Y., Li, Y.H., Feng, Q.L., and Wang, Y.L. (2012, January 11\u201313). Research of intermediate frequency GPS signal simulator based on FPGA. Proceedings of the 2012 International Conference on Computer Science and Service System, CSSS 2012, Nanjing, China."},{"key":"ref_1298","unstructured":"Guo, J., Cai, X., and He, C. (December, January 29). Design and implementation of the tightly-coupled SINS\/GPS integrated navigation system based on FPGA for target missile. Proceedings of the 2012 2nd International Conference on Machinery Electronics and Control Engineering, ICMECE 2012, Jinan, China."},{"key":"ref_1299","doi-asserted-by":"crossref","unstructured":"Hong, K.J., Choi, Y., Jung, J.H., Kang, J., Hu, W., Lim, H.K., Huh, Y., Kim, S., Jung, J.W., and Kim, K.B. (2013). A prototype MR insertable brain PET using tileable GAPD arrays. Med Phys., 40.","DOI":"10.1118\/1.4793754"},{"key":"ref_1300","doi-asserted-by":"crossref","unstructured":"Moses, W.W., Buckley, S., Vu, C., Peng, Q., Pavlov, N., Choong, W.S., Wu, J., and Jackson, C. (2009, January 25\u201331). OpenPET: A Flexible Electronics System for Radiotracer Imaging. Proceedings of the IEEE Nuclear Science Symposium Conference 2009, Orlando, FL, USA.","DOI":"10.1109\/NSSMIC.2009.5401797"},{"key":"ref_1301","doi-asserted-by":"crossref","first-page":"2698","DOI":"10.1109\/TNS.2006.876004","article-title":"Development of an FPGA-based data acquisition module for small animal PET","volume":"53","author":"Imrek","year":"2006","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_1302","doi-asserted-by":"crossref","unstructured":"Menninga, H., Favi, C., Fishburn, M.W., and Charbon Edoardo, S. (2011, January 23\u201329). A Multi-Channel, 10ps Resolution, FPGA-Based TDC with 300MS\/s Throughput for Open-Source PET Applications. Proceedings of the IEEE Nuclear Science Symposium\/Medical Imaging Conference (NSS\/MIC)\/18th International Workshop on Room-Temperature Semiconductor X-Ray and Gamma-Ray Detectors, Valencia, Spain.","DOI":"10.1109\/NSSMIC.2011.6154362"},{"key":"ref_1303","doi-asserted-by":"crossref","first-page":"27","DOI":"10.1007\/s13534-011-0001-3","article-title":"Development of FPGA-based coincidence units with veto function","volume":"1","author":"Ko","year":"2011","journal-title":"Biomed. Eng. Lett."},{"key":"ref_1304","doi-asserted-by":"crossref","unstructured":"Haselman, M., DeWitt, D., McDougald, W., Lewellen, T., Miyaoka, R., and Hauck, S. (2009, January 22\u201324). FPGA-based front-End Electronics for positron emission tomography. Proceedings of the 7th ACM SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA\u201909, Monterey, CA, USA.","DOI":"10.1145\/1508128.1508143"},{"key":"ref_1305","doi-asserted-by":"crossref","first-page":"28","DOI":"10.1016\/j.nima.2005.03.018","article-title":"Design of a coincidence processing board for a dual-head PET scanner for breast imaging","volume":"546","author":"Martinez","year":"2005","journal-title":"Nucl. Instruments Methods Phys. Res. Sect. A Accel. Spectrometers Detect. Assoc. Equip."},{"key":"ref_1306","doi-asserted-by":"crossref","first-page":"109","DOI":"10.1016\/j.nima.2013.05.141","article-title":"Time over threshold based multi-channel LuAG-APD PET detector","volume":"731","author":"Shimazoe","year":"2013","journal-title":"Nucl. Instruments Methods Phys. Res. Sect. A Accel. Spectrometers Detect. Assoc. Equip."},{"key":"ref_1307","doi-asserted-by":"crossref","unstructured":"Imrek, J., Hegyesi, G., Kalinka, G., Molnar, J., Novak, D., Valastyan, I., Vegh, J., Balkay, L., Emri, M., and Kis, S. (November, January 29). Development of an Improved Detector Module for miniPET-II. Proceedings of the 15th International Workshop on Room-Temperature Semiconductor X- and Gamma-Ray Detectors\/ 2006 IEEE Nuclear Science Symposium, San Diego, CA, USA.","DOI":"10.1109\/NSSMIC.2006.356514"},{"key":"ref_1308","unstructured":"Xi, D., Zeng, C., Liu, W., Liu, X., Wan, L., Kim, H., Wang, L., Kao, C.M., and Xie, Q. (November, January 27). A PET detector module using FPGA-only MVT digitizers. Proceedings of the 60th IEEE Nuclear Science Symposium (NSS)\/Medical Imaging Conference (MIC)\/20th International Workshop on Room-Temperature Semiconductor X-ray and Gamma-ray Detectors, Seoul, Korea."},{"key":"ref_1309","unstructured":"Xi, D., Zeng, C., Mei, X., Wan, L., Liang, X., Liu, W., Liu, X., Li, B., Kim, H., and Xiao, P. (2014, January 8\u201315). A Digital PET System based on SiPMs and FPGA-only MVT Digitizers. Proceedings of the IEEE Nuclear Science Symposium \/ Medical Imaging Conference (NSS\/MIC), Seattle, WA, USA."},{"key":"ref_1310","doi-asserted-by":"crossref","first-page":"4104","DOI":"10.1002\/mp.13101","article-title":"Analog and digital signal processing method using multi-time-over-threshold and FPGA for PET","volume":"45","author":"Kim","year":"2018","journal-title":"Med. Phys."},{"key":"ref_1311","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1109\/TNS.2008.2007485","article-title":"The Hardware and Signal Processing Architecture of LabPET (TM), a Small Animal APD-Based Digital PET Scanner","volume":"56","author":"Fontaine","year":"2009","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_1312","doi-asserted-by":"crossref","first-page":"784","DOI":"10.1109\/TNS.2006.875441","article-title":"Real time digital signal processing implementation for an APD-based PET scanner with phoswich detectors","volume":"53","author":"Fontaine","year":"2006","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_1313","doi-asserted-by":"crossref","first-page":"3633","DOI":"10.1109\/TNS.2013.2250307","article-title":"Design of a Real-Time FPGA-Based Data Acquisition Architecture for the LabPET II: An APD-Based Scanner Dedicated to Small Animal PET Imaging","volume":"60","author":"Njejimana","year":"2013","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_1314","doi-asserted-by":"crossref","first-page":"2764","DOI":"10.1109\/TNS.2014.2354984","article-title":"Fully Digital FPGA-Based Data Acquisition System for Dual Head PET Detectors","volume":"61","author":"Fysikopoulos","year":"2014","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_1315","doi-asserted-by":"crossref","first-page":"824","DOI":"10.1109\/TNS.2015.2432754","article-title":"Real Time Artificial Neural Network FPGA Implementation for Triple Coincidences Recovery in PET","volume":"62","author":"Geoffroy","year":"2015","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_1316","first-page":"157","article-title":"An FPGA-based coincidence system for micro PET","volume":"30","author":"Yan","year":"2010","journal-title":"Hedianzixue Yu Tance Jishu\/Nucl. Electron. Detect. Technol."},{"key":"ref_1317","doi-asserted-by":"crossref","first-page":"700","DOI":"10.1109\/TNS.2006.875051","article-title":"The data acquisition system of ClearPET neuro - a small animal PET scanner","volume":"53","author":"Streun","year":"2006","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_1318","doi-asserted-by":"crossref","first-page":"691","DOI":"10.1109\/TNS.2005.850484","article-title":"Architecture of a dual-modality, high-resolution, fully digital positron emission tomography\/computed tomography (PET\/CT) scanner for small animal imaging","volume":"52","author":"Fontaine","year":"2005","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_1319","doi-asserted-by":"crossref","first-page":"1483","DOI":"10.1109\/TNS.2003.817947","article-title":"Simplified FPGA-based data acquisition system for PET","volume":"50","author":"Laymon","year":"2003","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_1320","unstructured":"Douraghy, A., Rannou, F.R., Alexandrakis, G., Silvennan, R.W., and Chatziioannou, A.F. (November, January 26). FPGA Electronics for OPET: A dual-modality optical and positron emission tomograph. Proceedings of the IEEE Nuclear Science Symposium\/Medical Imaging Conference, Honolulu, HI, USA."},{"key":"ref_1321","doi-asserted-by":"crossref","first-page":"34","DOI":"10.1109\/TNS.2010.2081685","article-title":"FPGA Based Electronics for PET Detector Modules With Neural Network Position Estimators","volume":"58","author":"Yonggang","year":"2011","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_1322","doi-asserted-by":"crossref","first-page":"370","DOI":"10.1016\/j.nima.2011.05.053","article-title":"Free-running ADC- and FPGA-based signal processing method for brain PET using GAPD arrays","volume":"664","author":"Hu","year":"2012","journal-title":"Nucl. Instruments Methods Phys. Res. Sect. A Accel. Spectrometers Detect. Assoc. Equip."},{"key":"ref_1323","doi-asserted-by":"crossref","unstructured":"Arabul, E., Rarity, J., and Dahnoun, N. (2018, January 10\u201314). FPGA based fast integrated real-time multi coincidence counter using a time-to-digital converter. Proceedings of the 7th Mediterranean Conference on Embedded Computing, MECO 2018, Budva, Montenegro.","DOI":"10.1109\/MECO.2018.8406094"},{"key":"ref_1324","doi-asserted-by":"crossref","unstructured":"Salomon, R., and Joost, R. (2016, January 1\u20133). PCDA - A Massively Parallel, Scalable, Precise, FPGA-based Coincidence Detector Array. Proceedings of the 12th IEEE International Conference on Control and Automation (ICCA), Kathmandu, Nepal.","DOI":"10.1109\/ICCA.2016.7505357"},{"key":"ref_1325","doi-asserted-by":"crossref","unstructured":"Oliver, T., Schmidt, B., and Maskell, D. (2005, January 20\u201322). Hyper customized processors for bio-sequence database scanning on FPGAs. Proceedings of the ACM\/SIGDA Thirteenth ACM International Symposium on Field Programmable Gate Arrays - FPGA 2005, Monterey, CA, USA.","DOI":"10.1145\/1046192.1046222"},{"key":"ref_1326","first-page":"76","article-title":"Micro sequence identification of bioinformatics data using pattern mining techniques in FPGA hardware implementation","volume":"15","author":"Surendar","year":"2016","journal-title":"Asian J. Inf. Technol."},{"key":"ref_1327","doi-asserted-by":"crossref","first-page":"245","DOI":"10.1142\/S0218126607003575","article-title":"Fpga acceleration for DNA sequence alignment","volume":"16","author":"Caffarena","year":"2007","journal-title":"J. Circuits Syst. Comput."},{"key":"ref_1328","doi-asserted-by":"crossref","unstructured":"Varma, B.S.C., Paul, K., Balakrishnan, M., and Lavenier, D. (2013, January 28\u201330). FAssem: FPGA based Acceleration of De Novo Genome Assembly. Proceedings of the 21st Annual International IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), Seattle, WA, USA.","DOI":"10.1109\/FCCM.2013.25"},{"key":"ref_1329","first-page":"124","article-title":"FPGA based parallel computation techniques for bioinformatics applications","volume":"8","author":"Surendar","year":"2017","journal-title":"Int. J. Res. Pharm. Sci."},{"key":"ref_1330","doi-asserted-by":"crossref","unstructured":"Fernandez, E.B., Najjar, W.A., Lonardi, S., and Villarreal, J. (2012, January 10\u201312). Multithreaded FPGA Acceleration of DNA Sequence Mapping. Proceedings of the IEEE Conference on High Performance Extreme Computing (HPEC), Waltham, MA, USA.","DOI":"10.1109\/HPEC.2012.6408669"},{"key":"ref_1331","doi-asserted-by":"crossref","unstructured":"Pechan, I., and Feher, B. (2011, January 5\u20137). Molecular docking on FPGA and GPU platforms. Proceedings of the 21st International Conference on Field Programmable Logic and Applications, FPL 2011, Chania, Greece.","DOI":"10.1109\/FPL.2011.93"},{"key":"ref_1332","doi-asserted-by":"crossref","first-page":"131","DOI":"10.1016\/j.jocs.2015.04.030","article-title":"High-speed exhaustive 3-locus interaction epistasis analysis on FPGAs","volume":"9","author":"Kaessens","year":"2015","journal-title":"J. Comput. Sci."},{"key":"ref_1333","doi-asserted-by":"crossref","unstructured":"Rucci, E., De Giusti, A., Naiouf, M., Garcia, C., Botella, G., and Prieto-Matias, M. (2015, January 22\u201322). Smith-Waterman Protein Search with OpenCL on an FPGA. Proceedings of the 13th IEEE International Symposium on Parallel and Distributed Processing with Applications, Helsinki, Finland.","DOI":"10.1109\/Trustcom.2015.634"},{"key":"ref_1334","doi-asserted-by":"crossref","first-page":"337","DOI":"10.1177\/1094342016654215","article-title":"OSWALD: OpenCL Smith-Waterman on Altera\u2019s FPGA for Large Protein Databases","volume":"32","author":"Rucci","year":"2018","journal-title":"Int. J. High Perform. Comput. Appl."},{"key":"ref_1335","doi-asserted-by":"crossref","unstructured":"Isa, M.N.M., Benkrid, K., and Clayton, T. (2012, January 5\u20137). A Novel Efficient FPGA Architecture for HMMER Acceleration. Proceedings of the International Conference on Reconfigurable Computing and FPGAs (ReConFig), Cancun, Mexico.","DOI":"10.1109\/ReConFig.2012.6416723"},{"key":"ref_1336","doi-asserted-by":"crossref","unstructured":"Banerjee, S.S., el Hadedy, M., Tan, C.Y., Kalbarczyk, Z.T., Lumetta, S., and Iyer, R.K. (2017, January 4\u20138). On Accelerating Pair-HMM Computations in Programmable Hardware. Proceedings of the 27th International Conference on Field Programmable Logic and Applications (FPL), Gent, Belgium.","DOI":"10.23919\/FPL.2017.8056837"},{"key":"ref_1337","doi-asserted-by":"crossref","unstructured":"Gundlach, S., Kassens, J., and Wienbrandt, L. (2016, January 6\u20138). Genome-wide association interaction studies with MB-MDR and maxT multiple testing correction on FPGAs. Proceedings of the International Conference on Computational Science, ICCS 2016, San Diego, CA, USA.","DOI":"10.1016\/j.procs.2016.05.354"},{"key":"ref_1338","doi-asserted-by":"crossref","unstructured":"Pacheco Bautista, D., Carreno Aguilera, R., Cortes Perez, E., Gonzalez Perez, M., Medel, J.J., Acevedo, M.A., and Yu, W. (2018). Nonlinear FM index application for alignment of short DNA sequences using re-parametrization of algorithms. Fractals-Complex Geom. Patterns Scaling Nat. Soc., 26.","DOI":"10.1142\/S0218348X18500238"},{"key":"ref_1339","doi-asserted-by":"crossref","unstructured":"Brossard, E., Richmond, D., Green, J., Ebeling, C., Ruzzo, L., Olson, C., and Hauck, S. (2012, January 10\u201311). A Model for Programming Data-Intensive Applications on FPGAs: A Genomics Case Study. Proceedings of the Symposium on Application Accelerators in High Performance Computing (SAAHPC), Argonne, IL, USA.","DOI":"10.1109\/SAAHPC.2012.18"},{"key":"ref_1340","unstructured":"Reggiani, E., D\u2019Arnese, E., Purgato, A., and Santambrogio, M.D. (June, January 29). Pearson Correlation Coefficient acceleration for modeling and mapping of neural interconnections. Proceedings of the 31st IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPS), Orlando, FL, USA."},{"key":"ref_1341","doi-asserted-by":"crossref","first-page":"331","DOI":"10.1109\/TC.2018.2875733","article-title":"ASAP: Accelerated Short-Read Alignment on Programmable Hardware","volume":"68","author":"Banerjee","year":"2019","journal-title":"IEEE Trans. Comput."},{"key":"ref_1342","unstructured":"Saliman, N., Sabri, N., Al, J.S., Abd, M.Z., Halim, A., and Md, T.N. (2016). Performance evaluation of local DNA sequence alignment smith-waterman algorithm software version cell design on FPGA. Int. J. Simul. Syst. Sci. Technol., 17."},{"key":"ref_1343","doi-asserted-by":"crossref","first-page":"5263","DOI":"10.1109\/TIE.2011.2123858","article-title":"FPGA-Based Online Detection of Multiple Combined Faults in Induction Motors Through Information Entropy and Fuzzy Inference","volume":"58","author":"Huber","year":"2011","journal-title":"IEEE Trans. Ind. Electron."},{"key":"ref_1344","doi-asserted-by":"crossref","unstructured":"Chekired, F., Larbes, C., Rekioua, D., and Haddad, F. (2011, January 14\u201316). Implementation of a MPPT fuzzy controller for photovoltaic systems on FPGA circuit. Proceedings of the Conference on Impact of Integrated Clean Energy on the Future of the Mediterranean Environment, Beirut, Lebanon.","DOI":"10.1016\/j.egypro.2011.05.062"},{"key":"ref_1345","doi-asserted-by":"crossref","first-page":"1309","DOI":"10.1016\/j.engappai.2008.04.014","article-title":"Distributed approach to group control of elevator systems using fuzzy logic and FPGA implementation of dispatching algorithms","volume":"21","author":"Munoz","year":"2008","journal-title":"Eng. Appl. Artif. Intell."},{"key":"ref_1346","doi-asserted-by":"crossref","unstructured":"Tipsuwanporn, V., Runghimmawan, T., Intajag, S., and Krongratana, V. (2004, January 4\u20137). Fuzzy Logic PID controller based on FPGA for process control. Proceedings of the IEEE International Symposium on Industrial Electronics, Ajaccio, France.","DOI":"10.1109\/ISIE.2004.1572035"},{"key":"ref_1347","doi-asserted-by":"crossref","first-page":"402","DOI":"10.1016\/j.isatra.2013.09.003","article-title":"Novel intelligent real-time position tracking system using FPGA and fuzzy logic","volume":"53","author":"Ferreira","year":"2014","journal-title":"ISA Trans."},{"key":"ref_1348","doi-asserted-by":"crossref","first-page":"1907","DOI":"10.1109\/TLA.2015.7164216","article-title":"Fuzzy Logic for Omnidirectional Mobile Platform Control Displacement using FPGA and Bluetooth Communication Devices","volume":"13","author":"Pena","year":"2015","journal-title":"IEEE Lat. Am. Trans."},{"key":"ref_1349","doi-asserted-by":"crossref","unstructured":"Govindasamy, K., Neeli, S., and Wilamowski, B.M. (2008, January 25\u201329). Fuzzy system with increased accuracy suitable for FPGA implementaion. Proceedings of the 12th International Conference on Intelligent Engineering Systems, Miami, FL, USA.","DOI":"10.1109\/INES.2008.4481282"},{"key":"ref_1350","doi-asserted-by":"crossref","first-page":"87","DOI":"10.1016\/j.micpro.2015.10.011","article-title":"An FPGA stereo matching unit based on fuzzy logic","volume":"42","year":"2016","journal-title":"Microprocess. Microsyst."},{"key":"ref_1351","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1016\/j.sysarc.2017.12.002","article-title":"Fuzzy logic based objective image quality assessment with FPGA implementation","volume":"82","author":"Tchendjou","year":"2018","journal-title":"J. Syst. Archit."},{"key":"ref_1352","doi-asserted-by":"crossref","unstructured":"Rojas, M., Ponce, P., and Molina, A. (2018). A fuzzy logic navigation controller implemented in hardware for an electric wheelchair. Int. J. Adv. Robot. Syst., 15.","DOI":"10.1177\/1729881418755768"},{"key":"ref_1353","doi-asserted-by":"crossref","unstructured":"Mehamel, S., Slimani, K., Bouzefrane, S., and Daoui, M. (2018, January 6\u20138). Energy-efficient hardware caching decision using fuzzy logic in mobile edge computing. Proceedings of the 6th IEEE International Conference on Future Internet of Things and Cloud Workshops, W-FiCloud 2018, Barcelona, Spain.","DOI":"10.1109\/W-FiCloud.2018.00045"},{"key":"ref_1354","doi-asserted-by":"crossref","unstructured":"Magaz, B., and Bencheikh, M.L. (2008, January 21\u201323). An Efficient FPGA Implementation of The OS-CFAR Processor. Proceedings of the International Radar Symposium, Wroclaw, Poland.","DOI":"10.1109\/IRS.2008.4585737"},{"key":"ref_1355","doi-asserted-by":"crossref","unstructured":"Pfeffer, C., Feger, R., Schmid, C., Wagner, C., and Stelzer, A. (2012, January 17\u201322). An IQ-modulator based heterodyne 77-GHz FMCW colocated MIMO radar system. Proceedings of the 2012 IEEE MTT-S International Microwave Symposium, IMS 2012, Montreal, QC, Canada.","DOI":"10.1109\/MWSYM.2012.6258387"},{"key":"ref_1356","doi-asserted-by":"crossref","unstructured":"Yeary, M., Kelley, R., Meier, J., Ong, S., and Palmer, R. (2008, January 12\u201315). Compact Digital Receiver Development for Radar Based Remote Sensing. Proceedings of the 25th IEEE Instrumentation and Measurement Technology Conference, Victoria, BC, Canada.","DOI":"10.1109\/IMTC.2008.4547329"},{"key":"ref_1357","doi-asserted-by":"crossref","unstructured":"Stasiak, K., and Samczynski, P. (2017, January 12\u201314). FMCW Radar Implemented in SDR Architecture Using a USRP Device. Proceedings of the Signal Processing Symposium (SPSympo), Jachranka Village, Poland.","DOI":"10.1109\/SPS.2017.8053654"},{"key":"ref_1358","doi-asserted-by":"crossref","first-page":"3810","DOI":"10.1109\/TMTT.2012.2222433","article-title":"Analog Signal Processing for Pulse Compression Radar in 90-nm CMOS","volume":"60","author":"Parlak","year":"2012","journal-title":"IEEE Trans. Microw. Theory Tech."},{"key":"ref_1359","unstructured":"Lu, L., Lei, J., Zou, X., and Zhang, X. (2009, January 14\u201316). Design of A Low-Cost Airborne Radar Target Simulator Based on FPGA. Proceedings of the 12th International Symposium on Integrated Circuits, Singapore."},{"key":"ref_1360","doi-asserted-by":"crossref","first-page":"576","DOI":"10.1109\/JPROC.2016.2519286","article-title":"The Role of FPGAs in the Push to Modern and Ubiquitous Arrays","volume":"104","author":"Miller","year":"2016","journal-title":"Proc. IEEE"},{"key":"ref_1361","doi-asserted-by":"crossref","unstructured":"Pallavi, N., Anjaneyulu, P., Reddy, P.B., Mahendra, V., and Karthik, R. (2017, January 20\u201322). Design and Implementation of Linear Frequency Modulated waveform using DDS and FPGA. Proceedings of the International conference of Electronics, Communication and Aerospace Technology (ICECA), Coimbatore, India.","DOI":"10.1109\/ICECA.2017.8212806"},{"key":"ref_1362","first-page":"114","article-title":"An FPGA-based pulse integration system to improve the SNR of radar echo","volume":"13","author":"Zhang","year":"2019","journal-title":"Int. J. Circuits Syst. Signal Process."},{"key":"ref_1363","doi-asserted-by":"crossref","unstructured":"Michael, T., Reynolds, S., and Woolford, T. (2018, January 27\u201331). Designing a Generic, Software-Defined Multimode Radar Simulator For FPGAs Using Simulink (R) HDL Coder and Speedgoat Real-Time Hardware. Proceedings of the International Conference on Radar (RADAR), Brisbane, Australia.","DOI":"10.1109\/RADAR.2018.8557272"},{"key":"ref_1364","doi-asserted-by":"crossref","first-page":"261","DOI":"10.1016\/j.sna.2010.10.008","article-title":"Flexible ECG acquisition system based on analog and digital reconfigurable devices","volume":"165","author":"Morales","year":"2011","journal-title":"Sens. Actuators A Phys."},{"key":"ref_1365","doi-asserted-by":"crossref","first-page":"132","DOI":"10.1109\/TIM.2014.2335920","article-title":"A Power-Line Interference Canceler Based on Sliding DFT Phase Locking Scheme for ECG Signals","volume":"64","author":"Mishra","year":"2015","journal-title":"IEEE Trans. Instrum. Meas."},{"key":"ref_1366","doi-asserted-by":"crossref","first-page":"2633","DOI":"10.1109\/TIM.2007.904472","article-title":"FPGA-based implementation of an adaptive canceller for 50\/60-Hz interference in electrocardiography","volume":"56","author":"Ramos","year":"2007","journal-title":"IEEE Trans. Instrum. Meas."},{"key":"ref_1367","doi-asserted-by":"crossref","unstructured":"Yang, Y., Huang, X., and Yu, X. (2007, January 5\u20138). Real-time ECG monitoring system based on FPGA. Proceedings of the 33rd Annual Conference of the IEEE-Industrial-Electronics-Society, Taipei, Taiwan.","DOI":"10.1109\/IECON.2007.4459886"},{"key":"ref_1368","unstructured":"Chatterjee, H.K., Gupta, R., and Mitra, M. (2012, January 25\u201326). Real time P and T wave detection from ECG using FPGA. Proceedings of the 2nd International Conference on Computer, Communication, Control and Information Technology (C3IT), Hooghly, India."},{"key":"ref_1369","unstructured":"Cvikl, M., and Zemva, A. (2007, January 26\u201330). FPGA-based System for ECG Beat Detection and Classification. Proceedings of the 11th Mediterranean Conference on Medical and Biological Engineering and Computing (MEDICON 2007), Ljubljana, Slovenia."},{"key":"ref_1370","doi-asserted-by":"crossref","unstructured":"Chou, C.C., Fang, W.C., and Huang, H.C. (2012, January 4\u20136). A Novel Wireless Biomedical Monitoring System with Dedicated FPGA-based ECG Processor. Proceedings of the IEEE 16th International Symposium on Consumer Electronics (ISCE), Harrisburg, PA, USA.","DOI":"10.1109\/ISCE.2012.6241744"},{"key":"ref_1371","unstructured":"Eka, M.S., Fajar, M., Iqbal, M.T., Jatmiko, W., and Agus, I.M. (2012, January 14\u201317). FNGLVQ FPGA Design for Sleep Stages Classification based on Electrocardiogram Signal. Proceedings of the IEEE International Conference on Systems, Man, and Cybernetics (SMC), Seoul, Korea."},{"key":"ref_1372","first-page":"33","article-title":"Novel real-time FPGA-based QRS detector using adaptive threshold with the previous smallest peak of ECG signal","volume":"50","author":"El","year":"2013","journal-title":"J. Theor. Appl. Inf. Technol."},{"key":"ref_1373","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1016\/j.compbiomed.2015.03.034","article-title":"Design and implementation of a multiband digital filter using FPGA to extract the ECG signal in the presence of different interference signals","volume":"62","author":"Aboutabikh","year":"2015","journal-title":"Comput. Biol. Med."},{"key":"ref_1374","doi-asserted-by":"crossref","unstructured":"Gu, X., Zhu, Y., Zhou, S., Wang, C., Qiu, M., and Wang, G. (2016). A Real-Time FPGA-Based Accelerator for ECG Analysis and Diagnosis Using Association-Rule Mining. ACM Trans. Embed. Comput. Syst., 15.","DOI":"10.1145\/2821508"},{"key":"ref_1375","first-page":"6013","article-title":"A new FPGA-based medical device for the real time prevention of the risk of arrythmias","volume":"11","author":"Giorgio","year":"2016","journal-title":"Int. J. Appl. Eng. Res."},{"key":"ref_1376","doi-asserted-by":"crossref","unstructured":"El Mimouni, E.H., Karim, M., El Kouache, M., and Amarouch, M.Y. (2016, January 21\u201323). An FPGA-Based System for Real-Time Electrocardiographic Detection of STEMI. Proceedings of the 2nd International Conference on Advanced Technologies for Signal and Image Processing (ATSIP), Monastir, Tunisia.","DOI":"10.1109\/ATSIP.2016.7523114"},{"key":"ref_1377","doi-asserted-by":"crossref","unstructured":"Zhang, B., Sieler, L., Morere, Y., Bolmont, B., and Bourhis, G. (2017, January 22\u201324). Dedicated wavelet QRS complex detection for FPGA implementation. Proceedings of the 3rd International Conference on Advanced Technologies for Signal and Image Processing (ATSIP), Fez, Morocco.","DOI":"10.1109\/ATSIP.2017.8075543"},{"key":"ref_1378","doi-asserted-by":"crossref","first-page":"3070","DOI":"10.1007\/s00034-017-0711-6","article-title":"A Modified Algorithm for QRS Complex Detection for FPGA Implementation","volume":"37","author":"Zhang","year":"2018","journal-title":"Circuits Syst. Signal Process."},{"key":"ref_1379","doi-asserted-by":"crossref","unstructured":"Chen, I.W., Chuang, S.Y., Wu, W.J., and Fang, W.C. (2018, January 17\u201319). An Efficient Hardware Architecture Design of EEMD Processor for Electrocardiography Signal. Proceedings of the IEEE Biomedical Circuits and Systems Conference (BioCAS) - Advanced Systems for Enhancing Human Health, Cleveland, OH, USA.","DOI":"10.1109\/BIOCAS.2018.8584764"},{"key":"ref_1380","doi-asserted-by":"crossref","unstructured":"Lin, K.J., Huang, H.H., and Lin, Y.Y. (2018, January 9\u201312). An FPGA Implementation of Lossless ECG Compressors Based on Multi-Stage Huffman Coding. Proceedings of the IEEE 7th Global Conference on Consumer Electronics (GCCE), Nara, Japan.","DOI":"10.1109\/GCCE.2018.8574652"},{"key":"ref_1381","unstructured":"Su, W., Liang, Y., Li, M., and Li, Y. (2015, January 8\u201310). The research and FPGA implementation of ECG signal preprocessing. Proceedings of the International Conference on Biomedical and Health Informatics, ICBHI 2015, Haikou, China."},{"key":"ref_1382","doi-asserted-by":"crossref","unstructured":"Ustun, T.E., Iftimia, N.V., Ferguson, R.D., and Hammer, D.X. (2008). Real-time processing for Fourier domain optical coherence tomography using a field programmable gate array. Rev. Sci. Instruments, 79.","DOI":"10.1063\/1.3005996"},{"key":"ref_1383","doi-asserted-by":"crossref","first-page":"87","DOI":"10.2478\/v10048-008-0021-z","article-title":"High Speed Optical Wavefront Sensing with Low Cost FPGAs","volume":"8","author":"Kepa","year":"2008","journal-title":"Meas. Sci. Rev."},{"key":"ref_1384","doi-asserted-by":"crossref","unstructured":"Rodriguez-Ramos, J.M., Magdaleno Castello, E., Dominguez Conde, C., Rodriguez Valido, M., and Marichal-Hernandez, J.G. (2008, January 23\u201328). 2D-FFT implementation on FPGA for wavefront phase recovery from the CAFADIS camera. Proceedings of the Conference on Adaptive Optics Systems, Marseille, France.","DOI":"10.1117\/12.789312"},{"key":"ref_1385","doi-asserted-by":"crossref","unstructured":"Rodriguez-Ramos, L., Viera, T., Herrera, G., Gigante, J., Gago, F., and Alonso, A. (2006, January 24\u201331). Testing FPGAs for real-time control of adaptive optics in giant telescopes. Proceedings of the Advances in Adaptive Optics II, Orlando, FL, USA.","DOI":"10.1117\/12.669960"},{"key":"ref_1386","doi-asserted-by":"crossref","unstructured":"Mauch, S., Reger, J., Reinlein, C., Appelfelder, M., Goy, M., Beckert, E., and Tunnermann, A. (2014, January 2). FPGA-accelerated adaptive optics wavefront control. Proceedings of the MEMS Adaptive Optics VIII, San Francisco, CA, USA.","DOI":"10.1117\/12.2038910"},{"key":"ref_1387","unstructured":"Perret, D., Laine, M., Bernard, J., Gratadour, D., and Sevin, A. (July, January 26). Bridging FPGA and GPU technologies for AO real-time control. Proceedings of the Conference on Adaptive Optics Systems V, Edinburgh, UK."},{"key":"ref_1388","first-page":"2580","article-title":"Adaptive optical wave-front processing algorithm based on FPGA","volume":"25","author":"Jia","year":"2017","journal-title":"Guangxue Jingmi Gongcheng\/Opt. Precis. Eng."},{"key":"ref_1389","doi-asserted-by":"crossref","unstructured":"Yang, H., Xia, Y., Zhang, H., Li, M., and Rao, C. (2015). Efficient and low-latency pixel data transmission module for adaptive optics wavefront processor based on field-programmable gate array. Opt. Eng., 54.","DOI":"10.1117\/1.OE.54.6.063106"},{"key":"ref_1390","doi-asserted-by":"crossref","unstructured":"Patauner, C., Biasi, R., Andrighettoni, M., Angerer, G., Pescoller, D., Porta, F., and Gratadour, D. (2017, January 25\u201330). FPGA based microserver for high performance real-time computing in Adaptive Optics. Proceedings of the 5th Adaptive Optics for Extremely Large Telescopes, AO4ELT 2017, Canary Islands, Spain.","DOI":"10.26698\/AO4ELT5.0121"},{"key":"ref_1391","doi-asserted-by":"crossref","unstructured":"Surendran, A., Burse, M.P., Ramaprakash, A.N., Paul, J., Das, H.K., and Parihar, P.S. (2018). Scalable platform for adaptive optics real-time control, part 1: concept, architecture, and validation. J. Astron. Telesc. Instrum. Syst., 4.","DOI":"10.1117\/1.JATIS.4.3.039001"},{"key":"ref_1392","doi-asserted-by":"crossref","unstructured":"Surendran, A., Burse, M.P., Ramaprakash, A.N., and Parihar, P.S. (2018). Scalable platform for adaptive optics real-time control, part 2: field programmable gate array implementation and performance. J. Astron. Telesc. Instrum. Syst., 4.","DOI":"10.1117\/1.JATIS.4.3.039002"},{"key":"ref_1393","unstructured":"Kong, F., Polo, M.C., and Lambert, A. (2018, January 22\u201323). On-sky results and performance of low latency centroiding algorithms for adaptive optics implemented in FPGA. Proceedings of the Conference on Unconventional and Indirect Imaging, Image Reconstruction, and Wavefront Sensing, San Diego, CA, USA."},{"key":"ref_1394","doi-asserted-by":"crossref","unstructured":"Chen, Y.P., Chang, C.Y., and Chen, S.J. (2018, January 27\u201329). Rapid and highly integrated FPGA-based Shack-Hartmann wavefront sensor for adaptive optics system. Proceedings of the Conference on Adaptive Optics and Wavefront Control for Biological Systems IV, San Francisco, CA, USA.","DOI":"10.1117\/12.2289095"},{"key":"ref_1395","unstructured":"Price, A., Pyke, J., Ashiri, D., and Cornall, T. (2006, January 15\u201319). Real time object detection for an unmanned aerial vehicle using an FPGA based vision system. Proceedings of the IEEE International Conference on Robotics and Automation (ICRA), Orlando, FL, USA."},{"key":"ref_1396","doi-asserted-by":"crossref","unstructured":"Monterrosa, N., and Bran, C. (2015, January 28\u201330). Design and implementation of a motor control module based on PWM and FPGA for the development of a UAV flight controller. Proceedings of the CHILEAN Conference on Electrical, Electronics Engineering, Information and Communication Technologies (CHILECON), Santiago De Chile, Chile.","DOI":"10.1109\/Chilecon.2015.7404661"},{"key":"ref_1397","doi-asserted-by":"crossref","unstructured":"Eizad, B., Doshi, A., and Postula, A. (2011, January 12\u201315). FPGA based stability system for a small-scale quadrotor unmanned aerial vehicle. Proceedings of the 8th FPGAworld Conference, FPGAworld 2011, Stockholm, Sweden.","DOI":"10.1145\/2157871.2157874"},{"key":"ref_1398","doi-asserted-by":"crossref","unstructured":"Wang, H., Azaizia, D., Lu, C., Zhang, B., Zhao, X., and Liu, Y. (2017, January 11\u201313). Hardware in the Loop Based 6DoF Test Platform for Multi-rotor UAV. Proceedings of the 4th International Conference on Systems and Informatics (ICSAI), Hangzhou, China.","DOI":"10.1109\/ICSAI.2017.8248556"},{"key":"ref_1399","doi-asserted-by":"crossref","unstructured":"Li, W., Zhang, H., Hildre, H.P., and Wang, J. (2014). An FPGA-based real-time UAV SAR raw signal simulator. IEICE Electron. Express, 11.","DOI":"10.1587\/elex.11.20140168"},{"key":"ref_1400","doi-asserted-by":"crossref","unstructured":"Cadena, A., Ponguillo, R., and Ochoa, D. (2016, January 18\u201322). Development of Guidance, Navigation and Control System Using FPGA Technology for an UAV Tricopter. Proceedings of the 2nd International Conference on Mechatronics and Robotics Engineering (ICMRE), Nice, France.","DOI":"10.1007\/978-3-319-33581-0_28"},{"key":"ref_1401","unstructured":"Wang, H., Zhang, B., Zhao, X., Li, C., and Lu, C. (2017, January 13\u201315). A Study on Low-Cost, High-Accuracy and Real-Time Stereo Vision Algorithms for UAV Power Line Inspection. Proceedings of the 10th International Conference on Machine Vision (ICMV), Vienna, Austria."},{"key":"ref_1402","doi-asserted-by":"crossref","first-page":"901","DOI":"10.1007\/s11265-017-1286-y","article-title":"FPGA-Based Fast Response Image Analysis for Orientational Control in Aerial Manipulation Tasks","volume":"90","author":"Ladig","year":"2018","journal-title":"J. Signal Process. Syst. Signal Image Video Technol."},{"key":"ref_1403","doi-asserted-by":"crossref","unstructured":"Turqueti, M., Saniie, J., and Oruklu, E. (2010, January 1\u20134). MEMS Acoustic Array Embedded in an FPGA Based Data Acquisition and Signal Processing System. Proceedings of the 53rd Midwest Symposium on Circuits and Systems (MWSCAS 2010), Seattle, WA, USA.","DOI":"10.1109\/MWSCAS.2010.5548866"},{"key":"ref_1404","unstructured":"Dai, G., Li, M., Su, W., and Shao, B. (2009, January 16\u201319). A novel single chip implementation of MEMS INS data acquisition and processing system using FPGA and its soft processors. Proceedings of the 9th International Conference on Electronic Measurement and Instruments, ICEMI 2009, Beijing, China."},{"key":"ref_1405","doi-asserted-by":"crossref","unstructured":"Wang, L., Hao, Y., Wei, Z., and Wang, F. (2010, January 1\u20133). Thermal calibration of MEMS inertial Sensors for an FPGA-based navigation system. Proceedings of the 3rd International Conference on Intelligent Networks and Intelligent Systems, ICINIS 2010, Shenyang, China.","DOI":"10.1109\/ICINIS.2010.45"},{"key":"ref_1406","doi-asserted-by":"crossref","unstructured":"Guerard, J., Delahaye, L., and Levy, R. (2018, January 22\u201325). Digital Electronics for inertial MEMS and space applications. Proceedings of the 20th Symposium on Design, Test, Integration and Packaging of MEMS and MOEMS, DTIP 2018, Roma, Italy.","DOI":"10.1109\/DTIP.2018.8394236"},{"key":"ref_1407","doi-asserted-by":"crossref","first-page":"599","DOI":"10.1007\/s10836-012-5336-x","article-title":"FPGA-based Novel Adaptive Scheme Using PN Sequences for Self-Calibration and Self-Testing of MEMS-based Inertial Sensors","volume":"28","author":"Sarraf","year":"2012","journal-title":"J. Electron.-Test.-Theory Appl."},{"key":"ref_1408","doi-asserted-by":"crossref","unstructured":"Alves, F.S., Dias, R.A., Cabral, J., Rocha, L.A., and Monteiro, J. (2013, January 28\u201331). FPGA Controlled MEMS Inclinometer. Proceedings of the IEEE International Symposium on Industrial Electronics (ISIE), Taipei, Taiwan.","DOI":"10.1109\/ISIE.2013.6563729"},{"key":"ref_1409","doi-asserted-by":"crossref","first-page":"34","DOI":"10.1016\/j.micpro.2018.02.005","article-title":"An FPGA-based controller for a 77 GHz MEMS tri-mode automotive radar","volume":"58","author":"Zereen","year":"2018","journal-title":"Microprocess. Microsyst."},{"key":"ref_1410","first-page":"40","article-title":"Design of MEMS RIG with hemispherical resonator and its FPGA platform","volume":"38","author":"Zhao","year":"2017","journal-title":"Bandaoti Guangdian\/Semicond. Optoelectron."},{"key":"ref_1411","doi-asserted-by":"crossref","unstructured":"Ghassemi, F., Possas, M., Amendola, G., and Juillard, J. (2012, January 28\u201331). FPGA implementation of a low-cost method for tracking the resonance frequency and the quality factor of MEMS Sensors. Proceedings of the 11th IEEE Sensors Conference, Taipei, Taiwan.","DOI":"10.1109\/ICSENS.2012.6411033"},{"key":"ref_1412","doi-asserted-by":"crossref","unstructured":"Wrighton, M., and DeHon, A. (2003, January 23\u201325). Hardware-assisted simulated annealing with application for fast FPGA placement. Proceedings of the ACM\/SIGDA 11th ACM International Symposium on Field Programmable Gate Arrays, Monterey, CA, USA.","DOI":"10.1145\/611817.611824"},{"key":"ref_1413","doi-asserted-by":"crossref","first-page":"179","DOI":"10.1109\/TCAD.2008.2009167","article-title":"Improving Simulated Annealing-Based FPGA Placement With Directed Moves","volume":"28","author":"Vorwerk","year":"2009","journal-title":"IEEE Trans.-Comput.-Aided Des. Integr. Circuits Syst."},{"key":"ref_1414","doi-asserted-by":"crossref","unstructured":"Eguro, K., Hauck, S., and Sharma, A. (2005, January 13\u201317). Architecture-adaptive range limit windowing for simulated annealing FPGA placement. Proceedings of the 42nd Design Automation Conference, Anaheim, CA, USA.","DOI":"10.1109\/DAC.2005.193849"},{"key":"ref_1415","doi-asserted-by":"crossref","first-page":"354","DOI":"10.1002\/cpe.1604","article-title":"Evolvable hardware design based on a novel simulated annealing in an embedded system","volume":"24","author":"He","year":"2012","journal-title":"Concurr.-Comput.-Pract. Exp."},{"key":"ref_1416","doi-asserted-by":"crossref","first-page":"74","DOI":"10.1016\/j.nima.2013.11.099","article-title":"Synthesis of optimal digital shapers with arbitrary noise using simulated annealing","volume":"738","author":"Regadio","year":"2014","journal-title":"Nucl. Instruments Methods Phys. Res. Sect. A Accel. Spectrometers Detect. Assoc. Equip."},{"key":"ref_1417","doi-asserted-by":"crossref","unstructured":"Lukowiak, M., and Cody, B. (2007, January 21\u201323). FPGA based accelerator for simulated annealing with greedy perturbations. Proceedings of the 14th International Conference on Mixed Design of Integrated Circuits and Systems, Ciechocinek, Poland.","DOI":"10.1109\/MIXDES.2007.4286166"},{"key":"ref_1418","doi-asserted-by":"crossref","unstructured":"Yuan, J., Chen, J., Wang, L., Zhou, X., Xia, Y., and Hu, J. (2018). ARBSA: Adaptive Range-Based Simulated Annealing for FPGA Placement. IEEE Trans. -Comput.-Aided Des. Integr. Circuits Syst.","DOI":"10.1109\/TCAD.2018.2878180"},{"key":"ref_1419","doi-asserted-by":"crossref","unstructured":"Hu, C., Lu, P., Yang, M., Wang, J., and Lai, J. (2018). A SA-based parallel method for FPGA placement. IEICE Electron. Express, 15.","DOI":"10.1587\/elex.15.20180943"},{"key":"ref_1420","first-page":"180","article-title":"Research on constant temperature control in vehicle based on the simulated annealing optimization PID algorithm of FPGA","volume":"2","author":"Mou","year":"2019","journal-title":"Pap. Asia"},{"key":"ref_1421","doi-asserted-by":"crossref","first-page":"796","DOI":"10.1109\/TBCAS.2014.2298197","article-title":"Integrated Circuits for Volumetric Ultrasound Imaging With 2-D CMUT Arrays","volume":"7","author":"Bhuyan","year":"2013","journal-title":"IEEE Trans. Biomed. Circuits Syst."},{"key":"ref_1422","doi-asserted-by":"crossref","unstructured":"Assef, A.A., Maia, J.M., Schneider, F.K., Button, V.L.S.N., and Costa, E.T. (2013). A reconfigurable arbitrary waveform generator using PWM modulation for ultrasound research. Biomed. Eng. Online, 12.","DOI":"10.1186\/1475-925X-12-24"},{"key":"ref_1423","doi-asserted-by":"crossref","unstructured":"Tekes, C., Xu, T., Carpenter, T.M., Bette, S., Schnakenberg, U., Cowell, D., Freear, S., Kocaturk, O., Lederman, R.J., and Degertekin, F.L. (2015, January 21\u201324). Real-Time Imaging System using a 12-MHz Forward-Looking Catheter with Single Chip CMUT-on-CMOS Array. Proceedings of the IEEE International Ultrasonics Symposium (IUS), Taipei, Taiwan.","DOI":"10.1109\/ULTSYM.2015.0521"},{"key":"ref_1424","doi-asserted-by":"crossref","unstructured":"Bhuyan, A., Chang, C., Choe, J.W., Lee, B.C., Nikoozadeh, A., Oralkan, O., and Khuri-Yakub, B.T. (2013, January 21\u201325). A 32x32 Integrated CMUT Array for Volumetric Ultrasound Imaging. Proceedings of the IEEE International Ultrasonics Symposium (IUS), Prague, Czech Republic.","DOI":"10.1109\/ULTSYM.2013.0141"},{"key":"ref_1425","doi-asserted-by":"crossref","first-page":"99","DOI":"10.1016\/j.ultras.2013.03.016","article-title":"Ultrasound phase rotation beamforming on multi-core DSP","volume":"54","author":"Ma","year":"2014","journal-title":"Ultrasonics"},{"key":"ref_1426","doi-asserted-by":"crossref","first-page":"455","DOI":"10.1109\/TPDS.2015.2405508","article-title":"High-Speed Medical Imaging in 3D Ultrasound Computer Tomography","volume":"27","author":"Birk","year":"2016","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"ref_1427","doi-asserted-by":"crossref","unstructured":"Hassan, M., Youssef, A.B., and Kadah, Y. (2011, January 21\u201324). Modular FPGA-based digital ultrasound beamforming. Proceedings of the 2011 1st Middle East Conference on Biomedical Engineering, MECBME 2011, Sharjah, United Arab Emirates.","DOI":"10.1109\/MECBME.2011.5752083"},{"key":"ref_1428","doi-asserted-by":"crossref","unstructured":"Blahuta, J., Cermak, P., Soukup, T., Martinu, J., and Vecerkova, P. (2015, January 12\u201314). An algorithm to echogenicity level identification on medical B-images and its applicability on FPGA platform. Proceedings of the IEEE Seventh International Conference on Intelligent Computing and Information Systems (ICICIS), CAIRO, Egypt.","DOI":"10.1109\/IntelCIS.2015.7397234"},{"key":"ref_1429","doi-asserted-by":"crossref","unstructured":"Supriyanto, E., Jiar, Y.K., Muttakin, I., Ariffin, I., and Yu, Y.S. (2010, January 16\u201318). A Novel FPGA Based Platform for Ultrasound Power Measurement. Proceedings of the 2010 3rd International Conference on Biomedical Engineering and Informatics (BMEI 2010), Yantai, China.","DOI":"10.1109\/BMEI.2010.5639403"},{"key":"ref_1430","doi-asserted-by":"crossref","unstructured":"Isabel, A. (2015, January 7\u201312). A low cost pulsed wave Doppler ultrasound system on Field Programmable Gate Arrays for vascular studies. Proceedings of the World Congress on Medical Physics and Biomedical Engineering, Toronto, Canada.","DOI":"10.1007\/978-3-319-19387-8_308"},{"key":"ref_1431","unstructured":"Yang, H., Zhang, J., Wu, M., Yang, J., and Yu, Z. (2017, January 23\u201327). An ultrasonic wireless data feedthrough system based on field programmable gate array. Proceedings of the 24th International Congress on Sound and Vibration, ICSV 2017, London, UK."},{"key":"ref_1432","doi-asserted-by":"crossref","first-page":"87","DOI":"10.1590\/2446-4740.02417","article-title":"Modeling and FPGA-based implementation of an efficient and simple envelope detector using a Hilbert Transform FIR filter for ultrasound imaging applications","volume":"34","author":"Assef","year":"2018","journal-title":"Res. Biomed. Eng."},{"key":"ref_1433","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1007\/s11265-014-0884-1","article-title":"Virtualized Execution and Management of Hardware Tasks on a Hybrid ARM-FPGA Platform","volume":"77","author":"Jain","year":"2014","journal-title":"J. Signal Process. Syst. Signal Image Video Technol."},{"key":"ref_1434","doi-asserted-by":"crossref","unstructured":"Agne, A., Platzner, M., and Lubbers, E. (2011, January 5\u20137). Memory virtualization for multithreaded reconfigurable hardware. Proceedings of the 21st International Conference on Field Programmable Logic and Applications, FPL 2011, Chania, Greece.","DOI":"10.1109\/FPL.2011.42"},{"key":"ref_1435","doi-asserted-by":"crossref","unstructured":"Vu, D.V., Sandmann, T., Baehr, S., Sander, O., and Becker, J. (2014, January 19\u201323). Virtualization Support for FPGA-based Coprocessors Connected via PCI Express to an Intel Multicore Platform. Proceedings of the 28th IEEE International Parallel & Distributed Processing Symposium Workshops (IPDPSW), Phoenix, AZ, USA.","DOI":"10.1109\/IPDPSW.2014.42"},{"key":"ref_1436","doi-asserted-by":"crossref","first-page":"10497","DOI":"10.1109\/ACCESS.2018.2806618","article-title":"Interconnect Solutions for Virtualized Field-Programmable Gate Arrays","volume":"6","author":"Yazdanshenas","year":"2018","journal-title":"IEEE Access"},{"key":"ref_1437","doi-asserted-by":"crossref","unstructured":"Mbongue, J.M., Hategekimana, F., Kwadjo, D.T., Andrews, D., and Bobda, C. (2018, January 2\u20137). FPGAVirt: A Novel Virtualization Framework for FPGAs in the Cloud. Proceedings of the 11th IEEE International Conference on Cloud Computing (CLOUD) Part of the IEEE World Congress on Services, San Francisco, CA, USA.","DOI":"10.1109\/CLOUD.2018.00122"},{"key":"ref_1438","unstructured":"Mbongue, J.M., Hategekimana, F., Kwadjo, D.T., and Bobda, C. (2018, January 7\u201310). FPGA Virtualization in Cloud-based Infrastructures over Virtio. Proceedings of the 36th IEEE International Conference on Computer Design (ICCD), Orlando, FL, USA."},{"key":"ref_1439","unstructured":"Duan, C., Pekhteryev, G., Fang, J., Nakache, Y.P., Zhang, J., Tajima, K., Nishioka, Y., and Hirai, H. (2006, January 8\u201310). Transmitting Multiple HD Video Streams over UWB Links. Proceedings of the 3rd IEEE Consumer Communications and Networking Conference, Las Vegas, NV, USA."},{"key":"ref_1440","doi-asserted-by":"crossref","first-page":"798","DOI":"10.1109\/TCE.2005.1510486","article-title":"A low clock frequency FFT core implementation for multiband full-rate ultra-wideband (UWB) receivers","volume":"51","author":"Sherratt","year":"2005","journal-title":"IEEE Trans. Consum. Electron."},{"key":"ref_1441","doi-asserted-by":"crossref","first-page":"258","DOI":"10.1016\/j.aeue.2009.01.001","article-title":"Baseband implementation of OTR-UWB receiver using FPGA","volume":"64","author":"Gharaee","year":"2010","journal-title":"AEU-Int. J. Electron. Commun."},{"key":"ref_1442","doi-asserted-by":"crossref","first-page":"241","DOI":"10.1007\/s10470-011-9787-2","article-title":"FPGA implementation and testing of a 128 FFT for a MB-OFDM receiver","volume":"70","author":"Fernandes","year":"2012","journal-title":"Analog. Integr. Circuits Signal Process."},{"key":"ref_1443","unstructured":"Yang, X., Xue, J., Wang, L., and Zhang, T. (2011, January 14\u201316). Implementation of symbol timing synchronization for MB-OFDM UWB systems on FPGA. Proceedings of the 2011 IEEE International Conference on Signal Processing, Communications and Computing, ICSPCC 2011, Xi\u2019an, China."},{"key":"ref_1444","doi-asserted-by":"crossref","unstructured":"Albrawy, M.F., El-Deen, A.E.T., El-Awady, R.M., and Abo-Elsoaud, M.E. (2016, January 24\u201326). Implementation of Elliptic Curve Crypto-System to Secure Digital Images over Ultra-Wideband Systems Using FPGA. Proceedings of the 2nd International Conference on Advanced Intelligent Systems and Informatics (AISI), Cairo, Egypt.","DOI":"10.1007\/978-3-319-48308-5_82"},{"key":"ref_1445","doi-asserted-by":"crossref","first-page":"3167","DOI":"10.1109\/TIE.2009.2037650","article-title":"Neural-Network-Based Low-Speed-Damping Controller for Stepper Motor With an FPGA","volume":"57","author":"Le","year":"2010","journal-title":"IEEE Trans. Ind. Electron."},{"key":"ref_1446","doi-asserted-by":"crossref","first-page":"120","DOI":"10.1109\/TMECH.2003.809160","article-title":"Novel stepper motor controller based on FPGA hardware implementation","volume":"8","author":"Carrica","year":"2003","journal-title":"IEEE-Asme Trans. Mech."},{"key":"ref_1447","unstructured":"Ngoc, Q., and Jae, W. (2007, January 17\u201320). An open-loop stepper motor driver based on FPGA. Proceedings of the International Conference on Control, Automation and Systems, ICCAS 2007, Seoul, Korea."},{"key":"ref_1448","unstructured":"Chen, T.C., and Su, Y.C. (2008, January 20\u201322). High Performance Algorithm Realization on FPGA for Stepper Motor Controller. Proceedings of the Annual Conference of the SICE, Chofu, Japan."},{"key":"ref_1449","doi-asserted-by":"crossref","unstructured":"Anish, N., Krishnan, D., Moorthi, S., and Selvan, M. (2012, January 6\u20139). FPGA based microstepping scheme for stepper motor in space-based solar power systems. Proceedings of the 2012 IEEE 7th International Conference on Industrial and Information Systems, ICIIS 2012, Chennai, India.","DOI":"10.1109\/ICIInfS.2012.6304771"},{"key":"ref_1450","first-page":"78","article-title":"FPGA-based multiple-axis stepper motor controller","volume":"16","author":"Wang","year":"2012","journal-title":"Dianji Yu Kongzhi Xuebao\/Electr. Mach. Control"},{"key":"ref_1451","doi-asserted-by":"crossref","unstructured":"Thulasiraman, N., Mohamed, H., and Cheng, Y. (2010, January 3\u20135). A reconfigurable wireless stepper motor controller based on FPGA implementation. Proceedings of the 2010 IEEE Symposium on Industrial Electronics and Applications, ISIEA 2010, Penang, Malaysia.","DOI":"10.1109\/ISIEA.2010.5679398"},{"key":"ref_1452","doi-asserted-by":"crossref","unstructured":"Zaferullah, K.Z., Bansode, R., Pethe, S.N., Vidwans, M., and Dsouza, K. (2014, January 4\u20135). Speed Control of Stepper Motor for Collimator Jaws Positioning based on FPGA Implementation. Proceedings of the International Conference on Circuits, Systems, Communication and Information Technology Applications (CSCITA), Mumbai, India.","DOI":"10.1109\/CSCITA.2014.6839286"},{"key":"ref_1453","unstructured":"Wang, B., Liu, Q., Zhou, L., Zhang, Y., Li, X., and Zhang, J. (2011, January 8\u201310). Velocity profile algorithm realization on FPGA for stepper motor controller. Proceedings of the 2011 2nd International Conference on Artificial Intelligence, Management Science and Electronic Commerce, AIMSEC 2011, Zhengzhou, China."},{"key":"ref_1454","unstructured":"Yu, J., Kang, H., Wang, Y., and Lu, G. (2013, January 20\u201322). A Control System of Three-axis Stepper Motor Based on the FPGA. Proceedings of the International Conference on Mechatronic Sciences, Electric Engineering and Computer (MEC), Shenyang, China."},{"key":"ref_1455","doi-asserted-by":"crossref","unstructured":"Adhul, S.V., Nandagopal, J.L., and Revathi, H. (2017, January 20\u201321). Control Electronics module for flow control valve using FPGA. Proceedings of the IEEE International Conference on Circuit, Power and Computing Technologies (ICCPCT), Kollam, India.","DOI":"10.1109\/ICCPCT.2017.8074378"},{"key":"ref_1456","unstructured":"Han, X., Lei, L., and Yang, Y. (2014, January 17\u201318). Design of the stepper motor control system based on FPGA. Proceedings of the 2014 International Conference on Energy Research and Power Engineering, ERPE 2014, Dalian, China."},{"key":"ref_1457","unstructured":"Feng, Q., and Wang, L. (2013, January 20\u201322). FPGA-Based Acceleration and Deceleration Control for CNC Machine Tools. Proceedings of the International Conference on Mechatronic Sciences, Electric Engineering and Computer (MEC), Shenyang, China."},{"key":"ref_1458","doi-asserted-by":"crossref","unstructured":"Lai, C.K., Ciou, J.S., and Tsai, C.C. (2017, January 12\u201315). FPGA-based Stepper Motor Vector Control System Design. Proceedings of the International Automatic Control Conference (CACS), Pingtung, Taiwan.","DOI":"10.1109\/CACS.2017.8284269"},{"key":"ref_1459","doi-asserted-by":"crossref","unstructured":"Ricci, S., and Meacci, V. (2018). Simple Torque Control Method for Hybrid Stepper Motors Implemented in FPGA. Electronics, 7.","DOI":"10.3390\/electronics7100242"},{"key":"ref_1460","doi-asserted-by":"crossref","unstructured":"Hong-Bin, W., Zhe, Z., Xu-Hui, C., and Yuan-Bin, W. (2017, January 24\u201326). Stepper motor SPWM subdivision control circuit design based on FPGA. Proceedings of the 16th IEEE\/ACIS International Conference on Computer and Information Science, ICIS 2017, Wuhan, China.","DOI":"10.1109\/ICIS.2017.7960118"},{"key":"ref_1461","first-page":"85","article-title":"Design and implementation of FPGA based bipolar stepper motor controller for linear slide application","volume":"10","author":"Yuen","year":"2018","journal-title":"J. Telecommun. Electron. Comput. Eng."},{"key":"ref_1462","doi-asserted-by":"crossref","unstructured":"Meacci, V., Matera, R., Russo, D., and Ricci, S. (2018, January 20\u201323). Torque-oriented stepper motor control in FPGA. Proceedings of the 2018 New Generation of CAS, NGCAS 2018, Valletta, Malta.","DOI":"10.1109\/NGCAS.2018.8572147"},{"key":"ref_1463","doi-asserted-by":"crossref","first-page":"523","DOI":"10.1007\/s11192-009-0146-3","article-title":"Software survey: VOSviewer, a computer program for bibliometric mapping","volume":"84","author":"Waltman","year":"2010","journal-title":"Scientometrics"},{"key":"ref_1464","doi-asserted-by":"crossref","first-page":"1134","DOI":"10.1109\/TCE.2005.1561835","article-title":"Design and prototype development of MIMO-OFDM for next generation wireless LAN","volume":"51","author":"Yu","year":"2005","journal-title":"IEEE Trans. Consum. Electron."},{"key":"ref_1465","doi-asserted-by":"crossref","unstructured":"Park, J.S., and Ogunfunmi, T. (June, January 30). FPGA implementation of the MIMO-OFDM Physical Layer using single FFT multiplexing. Proceedings of the International Symposium on Circuits and Systems Nano-Bio Circuit Fabrics and Systems (ISCAS 2010), Paris, France.","DOI":"10.1109\/ISCAS.2010.5537043"},{"key":"ref_1466","doi-asserted-by":"crossref","unstructured":"Pisek, E., Abu-Surra, S., Mott, J., Henige, T., and Sharma, R. (2014, January 10\u201313). High Throughput Millimeter-Wave MIMO Beamforming System for Short Range Communication. Proceedings of the IEEE 11th Consumer Communications and Networking Conference (CCNC), Las Vegas, NV, USA.","DOI":"10.1109\/CCNC.2014.6866623"},{"key":"ref_1467","doi-asserted-by":"crossref","unstructured":"Kalaivani, D., and Karthikeyen, S. (2015). VLSI Implementation of Area-Efficient and Low Power OFDM Transmitter and Receiver. Indian J. Sci. Technol., 8.","DOI":"10.17485\/ijst\/2015\/v8i18\/63062"},{"key":"ref_1468","doi-asserted-by":"crossref","unstructured":"Cho, I., Shen, C.C., Tachwali, Y., Hsu, C.J., and Bhattacharyya, S.S. (2013, January 26\u201331). Configurable, resource-optimized FFT architecture for OFDM communication. Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP), Vancouver, BC, Canada.","DOI":"10.1109\/ICASSP.2013.6638156"},{"key":"ref_1469","doi-asserted-by":"crossref","unstructured":"Suleiman, I. (2005, January 14\u201316). FPGA implementation of low power 64-point radix-4 FFT processor for OFDM system. Proceedings of the 2005 1st International Conference on Computers, Communications and Signal Processing with Special Track on Biomedical Engineering, CCSP 2005, Kuala Lumpur, Malaysia.","DOI":"10.1109\/CCSP.2005.4977206"},{"key":"ref_1470","doi-asserted-by":"crossref","first-page":"193","DOI":"10.1016\/j.aeue.2013.08.006","article-title":"Hardware compression scheme based on low complexity arithmetic encoding for low power image transmission over WSNs","volume":"68","author":"Chefi","year":"2014","journal-title":"AEU-Int. J. Electron. Commun."},{"key":"ref_1471","doi-asserted-by":"crossref","unstructured":"Glaser, J., Damm, M., Haase, J., and Grimm, C. (2011). TR-FSM: Transition-Based Reconfigurable Finite State Machine. ACM Trans. Reconfigurable Technol. Syst., 4.","DOI":"10.1145\/2000832.2000835"},{"key":"ref_1472","doi-asserted-by":"crossref","unstructured":"Kumar, C.R., and Ibrahim, A. (2018, January 25\u201326). VLSI design of energy efficient computational centric smart objects for IoT. Proceedings of the 15th Learning and Technology Conference (L&T), Jeddah, Saudi Arabia.","DOI":"10.1109\/LT.2018.8368497"},{"key":"ref_1473","doi-asserted-by":"crossref","first-page":"696","DOI":"10.1109\/TNS.2010.2041251","article-title":"Continuous and Real-Time Data Acquisition Embedded System for EAST","volume":"57","author":"Li","year":"2010","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_1474","doi-asserted-by":"crossref","first-page":"280","DOI":"10.1016\/j.fusengdes.2010.04.042","article-title":"An FPGA based control unit for synchronization of laser Thomson scattering measurements to plasma events on MAST","volume":"85","author":"Naylor","year":"2010","journal-title":"Fusion Eng. Des."},{"key":"ref_1475","doi-asserted-by":"crossref","first-page":"683","DOI":"10.1109\/TNS.2009.2035913","article-title":"ATCA Fast Data Acquisition and Processing System for JET Gamma-Ray Cameras Upgrade Diagnostic","volume":"57","author":"Pereira","year":"2010","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_1476","doi-asserted-by":"crossref","unstructured":"Rosas Velasquez, D., Tomanguilla Collazos, V., and Machuca Mines, J. (2017, January 15\u201318). A Low-Cost Hardware-In-The-Loop Real Time Simulation of Control Systems. Proceedings of the IEEE 24th International Conference on Electronics, Electrical Engineering and Computing (INTERCON), Cusco, Peru.","DOI":"10.1109\/INTERCON.2017.8079687"},{"key":"ref_1477","doi-asserted-by":"crossref","unstructured":"Mou, X., Zhang, G., and Hu, R. (November, January 30). A design of real-time scene-based nonuniformity correction system. Proceedings of the MIPPR 2009\u2014Multispectral Image Acquisition and Processing: 6th International Symposium on Multispectral Image Processing and Pattern Recognition, Yichang, China.","DOI":"10.1117\/12.833899"},{"key":"ref_1478","doi-asserted-by":"crossref","unstructured":"Chen, A.T.Y., Biglari-Abhari, M., Wang, K.I.K., Bouzerdoum, A., and Tivive, F.H.C. (2016, January 2\u20134). Hardware\/Software Co-design for a Gender Recognition Embedded System. Proceedings of the 29th International Conference on Industrial, Engineering and Other Applications of Applied Intelligent Systems (IEA\/AIE), Morioka, Japan.","DOI":"10.1007\/978-3-319-42007-3_47"},{"key":"ref_1479","first-page":"1288","article-title":"Convolutional neural network acceleration with hardware\/software co-design","volume":"48","author":"Chen","year":"2018","journal-title":"Appl. Intell."},{"key":"ref_1480","doi-asserted-by":"crossref","first-page":"474","DOI":"10.1016\/j.nima.2008.06.047","article-title":"Acceleration of atmospheric Cherenkov telescope signal processing to real-time speed with the Auto-Pipe design system","volume":"595","author":"Tyson","year":"2008","journal-title":"Nucl. Instruments Methods Phys. Res. Sect. A Accel. Spectrometers Detect. Assoc. Equip."},{"key":"ref_1481","doi-asserted-by":"crossref","first-page":"1069","DOI":"10.3724\/SP.J.1146.2010.00793","article-title":"A hardware acceleration based algorithm for real-time binary image connected-component labeling","volume":"33","author":"Zhao","year":"2011","journal-title":"Dianzi Yu Xinxi Xuebao\/J. Electron. Inf. Technol."},{"key":"ref_1482","unstructured":"Purde, A., Meixner, A., Schweizer, H., Zeh, T., and Koch, A. Pixel shader based real-time image processing for surface metrology. Proceedings of the Proceedings of the 21st IEEE Instrumentation and Measurement Technology Conference, IMTC\/04, Como, Italy, 18\u201320 May 2004."},{"key":"ref_1483","first-page":"1118","article-title":"Dual-channel image real-time processing system based on FPGA","volume":"23","author":"Feng","year":"2010","journal-title":"Chin. J. Sens. Actuators"},{"key":"ref_1484","doi-asserted-by":"crossref","unstructured":"AlAli, M.I., Mhaidat, K.M., and Aljarrah, I.A. (2013, January 3\u20135). Implementing Image Processing Algorithms in FPGA Hardware. Proceedings of the IEEE Jordan Conference on Applied Electrical Engineering and Computing Technologies (AEECT), Amman, Jordan.","DOI":"10.1109\/AEECT.2013.6716446"},{"key":"ref_1485","unstructured":"Mertes, J., Marranghello, N., and Pereira, A. (2013, January 25\u201327). Real-time module for digital image processing developed on a FPGA. Proceedings of the 12th IFAC Conference on Programmable Devices and Embedded Systems, PDeS 2013, Velke Karlovice, Czech Republic."},{"key":"ref_1486","doi-asserted-by":"crossref","unstructured":"Farhat, W., Faiedh, H., Souani, C., and Besbes, K. (2007). Real-time embedded system for traffic sign recognition based on ZedBoard. J. Real-Time Image Process., 1\u201311.","DOI":"10.4018\/IJAMC.2020040104"},{"key":"ref_1487","unstructured":"Schumacher, F., and Greiner, T. (2014, January 12\u201314). Two stage Real-Time Stereo Correspondence Algorithm and FPGA Architecture using a Modified Generalized Hough Transform. Proceedings of the 21st International Conference on Systems, Signals and Image Processing (IWSSIP), Dubrovnik, Croatia."},{"key":"ref_1488","doi-asserted-by":"crossref","first-page":"252","DOI":"10.1109\/TNS.2006.889115","article-title":"Autonomous fault emulation: A new FPGA-based acceleration system for hardness evaluation","volume":"54","author":"Entrena","year":"2007","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_1489","first-page":"3500","article-title":"Combining Results of Accelerated Radiation Tests and Fault Injections to Predict the Error Rate of an Application Implemented in SRAM-Based FPGAs","volume":"57","author":"Velazco","year":"2010","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_1490","doi-asserted-by":"crossref","unstructured":"Velazco, R., Foucard, G., Pancher, F., Mansour, W., Marques-Costa, G., Sohier, D., and Bui, A. (2011, January 27\u201330). Robustness with respect to SEUs of a self-converging algorithm. Proceedings of the 12th IEEE Latin-American Test Workshop, LATW 2011, Porto de Galinhas, Brazil.","DOI":"10.1109\/LATW.2011.5985916"},{"key":"ref_1491","doi-asserted-by":"crossref","unstructured":"Villata, I., Bidarte, U., Kretzschmar, U., Astarloa, A., and Lazaro, J. (2014, January 2\u20134). Fast and accurate SEU-tolerance characterization method for Zynq SoCs. Proceedings of the 24th International Conference on Field Programmable Logic and Applications, FPL 2014, Munich, Germany.","DOI":"10.1109\/FPL.2014.6927416"},{"key":"ref_1492","doi-asserted-by":"crossref","unstructured":"Montenegro, S., and Haririan, E. (2009, January 19\u201323). A Fault-Tolerant Middleware Switch for Space Applications. Proceedings of the 3rd IEEE International Conference on Space Mission Challenges for Information Technology, Pasadena, CA, USA.","DOI":"10.1109\/SMC-IT.2009.46"},{"key":"ref_1493","doi-asserted-by":"crossref","unstructured":"Costinett, D., Rodriguez, M., and Maksimovic, D. (2012, January 4\u20136). Simple Digital Pulse Width Modulator with 60 Picoseconds Resolution Using a Low-cost FPGA. Proceedings of the 15th International Power Electronics and Motion Control Conference and Exposition (EPE-PEMC ECCE Europe), Novi Sad, Serbia.","DOI":"10.1109\/EPEPEMC.2012.6397402"},{"key":"ref_1494","doi-asserted-by":"crossref","first-page":"343","DOI":"10.1109\/TIE.2011.2146220","article-title":"Stability Analysis of FPGA-Based Control of Brushless DC Motors and Generators Using Digital PWM Technique","volume":"59","author":"Milivojevic","year":"2012","journal-title":"IEEE Trans. Ind. Electron."},{"key":"ref_1495","doi-asserted-by":"crossref","unstructured":"Jamro, M., Rzonca, D., Sadolewski, J., Stec, A., Swider, Z., Trybus, B., and Trybus, L. (2014, January 26\u201328). CPDev Engineering Environment for Modeling, Implementation, Testing, and Visualization of Control Software. Proceedings of the International Conference on Automation, Warsaw, Poland.","DOI":"10.1007\/978-3-319-05353-0_9"},{"key":"ref_1496","doi-asserted-by":"crossref","unstructured":"Buttari, A., Dongarra, J., Kurzak, J., Luszczek, P., and Tomov, S. (2008). Using mixed precision for sparse matrix computations to enhance the performance while achieving 64-bit accuracy. ACM Trans. Math. Softw., 34.","DOI":"10.1145\/1377596.1377597"},{"key":"ref_1497","doi-asserted-by":"crossref","unstructured":"Curreri, J., Koehler, S., George, A.D., Holland, B., and Garcia, R. (2010). Performance Analysis Framework for High-Level Language Applications in Reconfigurable Computing. ACM Trans. Math. Softw., 3.","DOI":"10.1145\/1661438.1661443"},{"key":"ref_1498","doi-asserted-by":"crossref","first-page":"858","DOI":"10.1109\/TPDS.2014.2312924","article-title":"Performance-Oriented Partitioning for Task Scheduling of Parallel Reconfigurable Architectures","volume":"26","author":"Kao","year":"2015","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"ref_1499","doi-asserted-by":"crossref","first-page":"2476","DOI":"10.1109\/TPEL.2007.909185","article-title":"FPGA-based speed control IC for PMSM drive with adaptive fuzzy control","volume":"22","author":"Kung","year":"2007","journal-title":"IEEE Trans. Power Electron."},{"key":"ref_1500","doi-asserted-by":"crossref","first-page":"2988","DOI":"10.1109\/TIE.2010.2069076","article-title":"Design and Implementation of Fuzzy Control on a Two-Wheel Inverted Pendulum","volume":"58","author":"Huang","year":"2011","journal-title":"IEEE Trans. Ind. Electron."},{"key":"ref_1501","doi-asserted-by":"crossref","first-page":"1937","DOI":"10.1109\/TIE.2007.898292","article-title":"FPGA implementation of embedded fuzzy controllers for robotic applications","volume":"54","author":"Cabrera","year":"2007","journal-title":"IEEE Trans. Ind. Electron."},{"key":"ref_1502","doi-asserted-by":"crossref","first-page":"703","DOI":"10.1109\/41.847911","article-title":"An implementation of fuzzy logic controller on the reconfigurable FPGA system","volume":"47","author":"Kim","year":"2000","journal-title":"IEEE Trans. Ind. Electron."},{"key":"ref_1503","doi-asserted-by":"crossref","unstructured":"Chan, Y., Moallem, M., and Wang, W. (2004, January 14\u201317). Efficient implementation of PID control algorithm using FPGA technology. Proceedings of the 43rd IEEE Conference on Decision and Control, Nassau, Bahamas.","DOI":"10.1109\/CDC.2004.1429572"},{"key":"ref_1504","unstructured":"Chen, Y., and Wu, Q. (2011, January 29\u201331). Design and implementation of PID controller based on FPGA and genetic algorithm. Proceedings of the 2011 International Conference on Electronics and Optoelectronics, ICEOE 2011, Dalian, China."},{"key":"ref_1505","doi-asserted-by":"crossref","first-page":"1229","DOI":"10.1016\/j.conengprac.2012.06.012","article-title":"Model predictive controller design and implementation on FPGA with application to motor servo system","volume":"20","author":"Yang","year":"2012","journal-title":"Control. Eng. Pract."},{"key":"ref_1506","doi-asserted-by":"crossref","first-page":"11866","DOI":"10.1016\/j.eswa.2011.02.185","article-title":"FPGA-based adaptive PID control of a DC motor driver via sliding-mode approach","volume":"38","author":"Hsu","year":"2011","journal-title":"Expert Syst. Appl."},{"key":"ref_1507","doi-asserted-by":"crossref","first-page":"520","DOI":"10.1109\/TEC.2005.847984","article-title":"Artificial-neural-network-based sensorless nonlinear control of induction motors","volume":"20","author":"Wlas","year":"2005","journal-title":"IEEE Trans. Energy Convers."},{"key":"ref_1508","doi-asserted-by":"crossref","first-page":"6797","DOI":"10.1109\/TIE.2015.2432105","article-title":"A New Formulation of Reactive-Power-Based Model Reference Adaptive System for Sensorless Induction Motor Drive","volume":"62","author":"Teja","year":"2015","journal-title":"IEEE Trans. Ind. Electron."},{"key":"ref_1509","doi-asserted-by":"crossref","first-page":"3808","DOI":"10.1109\/TPEL.2013.2279718","article-title":"Design and Implementation of Sensorless Capacitor Voltage Balancing Control for Three-Level Boosting PFC","volume":"29","author":"Chen","year":"2014","journal-title":"IEEE Trans. Power Electron."},{"key":"ref_1510","doi-asserted-by":"crossref","unstructured":"Vyncke, T., Thielemans, S., Dierickx, T., Dewitte, R., Jacxsens, M., and Melkebeek, J. (2011, January 14\u201315). Design choices for the prediction and optimization stage of finite-set model based predictive control. Proceedings of the 2011 1st Workshop on Predictive Control of Electrical Drives and Power Electronics, PRECEDE 2011, Munich, Germany.","DOI":"10.1109\/PRECEDE.2011.6078687"},{"key":"ref_1511","doi-asserted-by":"crossref","unstructured":"Ouhrouche, M. (2009, January 10\u201313). Speed Sensorless Stator Flux Oriented Control of an Induction Motor Drive. Proceedings of the IEEE International Conference on Industrial Technology, Churchill, Australia.","DOI":"10.1109\/ICIT.2009.4939602"},{"key":"ref_1512","first-page":"322","article-title":"Implementation of sensorless control of an induction motor on FPGA using Xilinx system generator","volume":"92","author":"Narjess","year":"2016","journal-title":"J. Theor. Appl. Inf. Technol."},{"key":"ref_1513","doi-asserted-by":"crossref","first-page":"3549","DOI":"10.1109\/TPEL.2012.2222675","article-title":"PMSM Sliding Mode FPGA-Based Control for Torque Ripple Reduction","volume":"28","author":"Jezernik","year":"2013","journal-title":"IEEE Trans. Power Electron."},{"key":"ref_1514","doi-asserted-by":"crossref","first-page":"799","DOI":"10.1109\/TII.2012.2225633","article-title":"Transducerless Acquisition of the Rotor Position for Predictive Torque Controlled PM Synchronous Machines Based on a DSP-FPGA Digital System","volume":"9","author":"Hernandez","year":"2013","journal-title":"IEEE Trans. Ind. Inform."},{"key":"ref_1515","first-page":"1259","article-title":"Adaptive fuzzy sliding-mode control system design for brushless DC motors","volume":"9","author":"Lin","year":"2013","journal-title":"Int. J. Innov. Comput. Inf. Control"},{"key":"ref_1516","unstructured":"Hsu, C.F., Hsu, C.Y., Lin, C.M., and Chung, C.M. (2008, January 22\u201324). FPGA-implemented adaptive RCMAC design for BLDC motors. Proceedings of the 12th WSEAS International Conference on SYSTEMS, Heraklion, Greece."},{"key":"ref_1517","first-page":"366","article-title":"Experimental investigation on fuzzy-based dynamic PWM controller using FPGA for harmonics and torque ripple minimisation in BLDC motor drive","volume":"7","author":"Rajan","year":"2015","journal-title":"Int. J. Inf. Commun. Technol."},{"key":"ref_1518","doi-asserted-by":"crossref","unstructured":"Iqbal, A., Alammari, R., Mosa, M., and Abu-Rub, H. (2014, January 1\u20134). Finite Set Model Predictive Current Control with Reduced and Constant Common Mode Voltage for a Five-phase Voltage Source Inverter. Proceedings of the IEEE 23rd International Symposium on Industrial Electronics (ISIE), Istanbul, Turkey.","DOI":"10.1109\/ISIE.2014.6864660"},{"key":"ref_1519","doi-asserted-by":"crossref","unstructured":"Wang, J., and Binder, A. (2013, January 17\u201319). Current Slope Calculation in FPGA for Sensorless Control Technique and Associated Slope Based Predictive Precise Current Control. Proceedings of the IEEE International Symposium on Sensorless Control for Electrical Drives and Predictive Control of Electrical Drives and Power Electronics (SLED\/PRECEDE), Munich, Germany.","DOI":"10.1109\/SLED-PRECEDE.2013.6684508"},{"key":"ref_1520","doi-asserted-by":"crossref","first-page":"1162","DOI":"10.1109\/TRO.2013.2265631","article-title":"Precision Control of Modular Robot Manipulators: The VDC Approach With Embedded FPGA","volume":"29","author":"Zhu","year":"2013","journal-title":"IEEE Trans. Robot."},{"key":"ref_1521","doi-asserted-by":"crossref","first-page":"82","DOI":"10.1109\/TIA.2017.2756866","article-title":"Power Quality Improvement of Grid-Connected DC Microgrids Using Repetitive Learning-Based PLL Under Abnormal Grid Conditions","volume":"54","author":"Sahoo","year":"2018","journal-title":"IEEE Trans. Ind. Appl."},{"key":"ref_1522","unstructured":"Hwu, K., and Tau, Y. (December, January 28). A forward converter having an FPGA-based PID controller with parameters on-line tuned. Proceedings of the Sixth International Conference on Power Electronics and Drive Systems, PEDS 2005, Kualu Lumpur, Malaysia."},{"key":"ref_1523","doi-asserted-by":"crossref","first-page":"1312","DOI":"10.1109\/TII.2012.2232300","article-title":"FPGA-Based Implementation of a Predictive Current Controller for Power Converters","volume":"9","author":"Machado","year":"2013","journal-title":"IEEE Trans. Ind. Inform."},{"key":"ref_1524","doi-asserted-by":"crossref","unstructured":"Meinl, F., Stolz, M., Kunert, M., and Blume, H. (2017, January 19\u201321). An Experimental High Performance Radar System for Highly Automated Driving. Proceedings of the IEEE MTT-S International Conference on Microwaves for Intelligent Mobility (ICMIM), Nagoya, Japan.","DOI":"10.1109\/ICMIM.2017.7918859"},{"key":"ref_1525","doi-asserted-by":"crossref","first-page":"159","DOI":"10.1016\/j.fusengdes.2004.04.028","article-title":"A low-cost galvanic isolated fast PCI transient recorder with signal processing capabilities","volume":"71","author":"Correia","year":"2004","journal-title":"Fusion Eng. Des."},{"key":"ref_1526","doi-asserted-by":"crossref","unstructured":"Zhang, F., Wu, Q.Z., and Ren, G.Q. (2010, January 11\u201312). A real-time capture and transport system for high-resolution measure image. Proceedings of the 2010 International Conference on Intelligent Computation Technology and Automation, ICICTA 2010, Changsha, China.","DOI":"10.1109\/ICICTA.2010.87"},{"key":"ref_1527","doi-asserted-by":"crossref","unstructured":"Wang, H., Weng, Z., and Li, Y. (2018, January 9\u201311). Design of high-speed image acquisition system based on FPGA. Proceedings of the 30th Chinese Control and Decision Conference, CCDC 2018, Shenyang, China.","DOI":"10.1109\/CCDC.2018.8407580"},{"key":"ref_1528","doi-asserted-by":"crossref","unstructured":"Cao, X., Zhang, J., Yao, W., and Ju, M. (2012, January 1\u20133). High-speed and portable data acquisition system based on FPGA. Proceedings of the 5th International Conference on Intelligent Networks and Intelligent Systems, ICINIS 2012, Tianjin, China.","DOI":"10.1109\/ICINIS.2012.26"},{"key":"ref_1529","first-page":"638","article-title":"FPGA based data acquisition and control system for Doppler SODAR receiver","volume":"10","author":"Sreevalsa","year":"2015","journal-title":"Int. J. Appl. Eng. Res."},{"key":"ref_1530","doi-asserted-by":"crossref","unstructured":"Xu, Z., Zhang, X., and Chen, Y. (2012, January 18\u201320). A high-speed image acquisition system for USB2.0. Proceedings of the 2012 7th IEEE Conference on Industrial Electronics and Applications, ICIEA 2012, Singapore.","DOI":"10.1109\/ICIEA.2012.6361032"},{"key":"ref_1531","doi-asserted-by":"crossref","first-page":"642","DOI":"10.1007\/s10894-015-9845-3","article-title":"A New High-Speed Data Acquisition System","volume":"34","author":"Xu","year":"2015","journal-title":"J. Fusion Energy"},{"key":"ref_1532","doi-asserted-by":"crossref","first-page":"706","DOI":"10.1109\/JSSC.2007.916618","article-title":"A 10 000 fps CMOS sensor with massively parallel image processing","volume":"43","author":"Dubois","year":"2008","journal-title":"IEEE J.-Solid-State Circuits"},{"key":"ref_1533","first-page":"1896","article-title":"Improvement of performance for CMOS area image Sensors by TDI algorithm in digital domain","volume":"18","author":"Qu","year":"2010","journal-title":"Guangxue Jingmi Gongcheng\/Opt. Precis. Eng."},{"key":"ref_1534","doi-asserted-by":"crossref","unstructured":"Yan, B., Sun, Y., Ding, F., and Yuan, H. (2011, January 21\u201323). Design of CMOS Image Acquisition System Based on FPGA. Proceedings of the 6th IEEE Conference on Industrial Electronics and Applications (ICIEA), Beijing, China.","DOI":"10.1109\/ICIEA.2011.5975870"},{"key":"ref_1535","doi-asserted-by":"crossref","unstructured":"Abbas, S., Praba, R., and Thiruvengadam, S. (2011, January 3\u20135). PCFICH channel design for LTE using FPGA. Proceedings of the International Conference on Recent Trends in Information Technology, ICRTIT 2011, Chennai, India.","DOI":"10.1109\/ICRTIT.2011.5972414"},{"key":"ref_1536","doi-asserted-by":"crossref","first-page":"362","DOI":"10.1109\/LWC.2017.2692780","article-title":"RaPro: A Novel 5G Rapid Prototyping System Architecture","volume":"6","author":"Yang","year":"2017","journal-title":"IEEE Wirel. Commun. Lett."},{"key":"ref_1537","doi-asserted-by":"crossref","unstructured":"Timoshenko, A.G., Bakhtin, A.A., Osipenko, N.K., and Volkova, E.A. (2018, January 4\u20135). 5G Communication Systems Signal Processing PAPR Reduction Technique. Proceedings of the Systems of Signal Synchronization, Generating and Processing in Telecommunications (SYNCHROINFO), Belarusian State Acad Commun, Minsk, Belarus.","DOI":"10.1109\/SYNCHROINFO.2018.8456989"},{"key":"ref_1538","doi-asserted-by":"crossref","unstructured":"Song, H., and Lockwood, J. (2005, January 20\u201322). Efficient packet classification for network intrusion detection using FPGA. Proceedings of the ACM\/SIGDA Thirteenth ACM International Symposium on Field Programmable Gate Arrays FPGA 2005, Monterey, CA, USA.","DOI":"10.1145\/1046192.1046223"},{"key":"ref_1539","doi-asserted-by":"crossref","unstructured":"Kennedy, A., Wang, X., Liu, Z., and Liu, B. (2008, January 6\u20137). Low power architecture for high speed packet classification. Proceedings of the 4th ACM\/IEEE Symposium on Architectures for Networking and Communications Systems, ANCS \u201908, San Jose, CA, USA.","DOI":"10.1145\/1477942.1477967"},{"key":"ref_1540","doi-asserted-by":"crossref","first-page":"1135","DOI":"10.1109\/TPDS.2013.261","article-title":"A Scalable and Modular Architecture for High-Performance Packet Classification","volume":"25","author":"Ganegedara","year":"2014","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"ref_1541","doi-asserted-by":"crossref","unstructured":"Maheshwarappa, M.R., and Bridges, C.P. (2014, January 14\u201317). Software Defined Radios for Small Satellites. Proceedings of the NASA\/ESA Conference on Adaptive Hardware and Systems (AHS), Leicester, UK.","DOI":"10.1109\/AHS.2014.6880174"},{"key":"ref_1542","doi-asserted-by":"crossref","unstructured":"Lotze, J., Fahmy, S., Noguera, J., Doyle, L., and Esser, R. (2008, January 18\u201319). An FPGA-based cognitive radio framework. Proceedings of the IET Irish Signals and Systems Conference, ISSC 2008, Galway, Ireland.","DOI":"10.1049\/cp:20080652"},{"key":"ref_1543","doi-asserted-by":"crossref","unstructured":"Dai, M., Cheng, G., and Wang, Y. (2016, January 15\u201317). Detecting network topology and packet trajectory with SDN-enabled FPGA Platform. Proceedings of the 11th International Conference on Future Internet Technologies, CFI 2016, Nanjing, China.","DOI":"10.1145\/2935663.2935670"},{"key":"ref_1544","doi-asserted-by":"crossref","unstructured":"Kalyaev, A., and Melnik, E. (2015, January 14\u201316). FPGA-based approach for organization of SDN switch. Proceedings of the 9th International Conference of Information and Communiation Technologies (AICT), Rostov-on-Don, Russia.","DOI":"10.1109\/ICAICT.2015.7338580"},{"key":"ref_1545","doi-asserted-by":"crossref","unstructured":"Papamichael, M.K., and Hoe, J.C. (2012, January 22\u201324). CONNECT: Re-Examining Conventional Wisdom for Designing NoCs in the Context of FPGAs. Proceedings of the 20th ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA), Monterey, CA, USA.","DOI":"10.1145\/2145694.2145703"},{"key":"ref_1546","doi-asserted-by":"crossref","unstructured":"Morgan, F., Cawley, S., Mc, G.B., Pande, S., Mc, D.L., Glackin, B., Maher, J., and Harkin, J. (2009, January 9\u201311). Exploring the evolution of NoC-based spiking Neural Netw. on FPGAs. Proceedings of the 2009 International Conference on Field-Programmable Technology, FPT\u201909, Sydney, Australia.","DOI":"10.1109\/FPT.2009.5377663"},{"key":"ref_1547","doi-asserted-by":"crossref","unstructured":"Wang, C., Zhang, J., Zhou, X., Feng, X., and Wang, A. (2011, January 26\u201328). A flexible high speed star network based on peer to peer links on FPGA. Proceedings of the 9th IEEE International Symposium on Parallel and Distributed Processing with Applications, ISPA 2011, Busan, Korea.","DOI":"10.1109\/ISPA.2011.40"},{"key":"ref_1548","doi-asserted-by":"crossref","unstructured":"Ahmad, R., Sidek, O., and Mohd, S.K.K. (2009, January 28\u201330). Development of Bit-to-Chip Block for Zigbee Transmitter on FPGA. Proceedings of the 2nd International Conference on Computer and Electrical Engineering, Dubai, United Arab Emirates.","DOI":"10.1109\/ICCEE.2009.110"},{"key":"ref_1549","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1504\/IJBET.2012.049322","article-title":"ZigBee-based wireless transmissions interface incorporated to an FPGA embedded system","volume":"10","author":"Goy","year":"2012","journal-title":"Int. J. Biomed. Eng. Technol."},{"key":"ref_1550","doi-asserted-by":"crossref","unstructured":"Espinoza-Rhoton, A., Gonzalez-Perez, L.F., Ponce, J.L., Borrayo-S, H., C-Yllescas, L., Parra-Michel, R., and Aboushady, H. (2014, January 8\u201310). An FPGA-based all-digital 802.11b & 802.15.4 receiver for the Software Defined Radio Paradigm. Proceedings of the 2014 International Conference on Reconfigurable Computing and FAGAs, Cancun, Mexico.","DOI":"10.1109\/ReConFig.2014.7032499"},{"key":"ref_1551","doi-asserted-by":"crossref","unstructured":"Upadhyaya, B., Misra, I., and Sanyal, S. (2010, January 23\u201325). Novel design of address generator for WiMAX multimode interleaver using FPGA based finite state machine. Proceedings of the 2010 13th International Conference on Computer and Information Technology, ICCIT 2010, Dhaka, Bangladesh.","DOI":"10.1109\/ICCITECHN.2010.5723846"},{"key":"ref_1552","doi-asserted-by":"crossref","unstructured":"Rupanagudi, S.R., Bhat, V.G., Hemalatha, S.G., Bhavana, N., Archana, M., Chandrika, B.V., Ashwini, R., Torvi, K.G., Darshan, S.R., and Abhilash, B.G. (2014, January 24\u201327). Design of a Low Power Digital Down Converter for 802.16m-4G WiMAX on FPGA. Proceedings of the 3rd International Conference on Advances in Computing, Communications and Informatics (ICACCI), New Delhi, India.","DOI":"10.1109\/ICACCI.2014.6968583"},{"key":"ref_1553","doi-asserted-by":"crossref","unstructured":"Lima, F., Carro, L., and Reis, R. (2003, January 2\u20136). Designing fault tolerant systems into SRAM-based FPGAs. Proceedings of the 40th Design Automation Conference, Anaheim, CA, USA.","DOI":"10.1145\/775832.775997"},{"key":"ref_1554","doi-asserted-by":"crossref","first-page":"2669","DOI":"10.1109\/TIE.2016.2516968","article-title":"A Resilient Framework for Fault-Tolerant Operation of Modular Multilevel Converters","volume":"63","author":"Ghazanfari","year":"2016","journal-title":"IEEE Trans. Ind. Electron."},{"key":"ref_1555","doi-asserted-by":"crossref","first-page":"2562","DOI":"10.1109\/TNS.2012.2211617","article-title":"SEU Recovery Mechanism for SRAM-Based FPGAs","volume":"59","author":"Legat","year":"2012","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_1556","doi-asserted-by":"crossref","unstructured":"Bolchini, C., Quarta, D., and Santambrogio, M.D. (2007, January 11\u201313). SEU Mitigation for SRAM-Based FPGAs through Dynamic Partial Reconfiguration. Proceedings of the 17th Great Lakes Symposium on VLSI, Stresa, Italy.","DOI":"10.1145\/1228784.1228803"},{"key":"ref_1557","doi-asserted-by":"crossref","first-page":"160","DOI":"10.1093\/ietfec\/e90-a.1.160","article-title":"Random switching logic: A new countermeasure against DPA and second-order DPA at the logic level","volume":"E90A","author":"Suzuki","year":"2007","journal-title":"IEICE Trans. Fundam. Electron. Commun. Comput. Sci."},{"key":"ref_1558","doi-asserted-by":"crossref","first-page":"898","DOI":"10.1109\/TDSC.2016.2610966","article-title":"Hardware Architecture Implemented on FPGA for Protecting Cryptographic Keys against Side-Channel Attacks","volume":"15","year":"2018","journal-title":"IEEE Trans. Dependable Secur. Comput."},{"key":"ref_1559","doi-asserted-by":"crossref","unstructured":"Narasimhan, S., Du, D., Subhra, C.R., Paul, S., Wolff, F., Papachristou, C., Roy, K., and Bhunia, S. (2010, January 13\u201314). Multiple-parameter side-channel analysis: A non-invasive hardware Trojan detection approach. Proceedings of the 2010 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2010, Anaheim, CA, USA.","DOI":"10.1109\/HST.2010.5513122"},{"key":"ref_1560","doi-asserted-by":"crossref","unstructured":"Du, D., Narasimhan, S., Chakraborty, R.S., and Bhunia, S. (2010, January 17\u201320). Self-referencing: A Scalable Side-Channel Approach for Hardware Trojan Detection. Proceedings of the 12th International Workshop on Cryptographic Hardware and Embedded Systems (CHES 2010), Santa Barbara, CA, USA.","DOI":"10.1007\/978-3-642-15031-9_12"},{"key":"ref_1561","doi-asserted-by":"crossref","unstructured":"Soell, O., Korak, T., Muehlberghuber, M., and Hutter, M. (2014, January 6\u20137). EM-Based Detection of Hardware Trojans on FPGAs. Proceedings of the IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), Arlington, VA, USA.","DOI":"10.1109\/HST.2014.6855574"},{"key":"ref_1562","doi-asserted-by":"crossref","unstructured":"Chen, Q., Csaba, G., Lugli, P., Schlichtmann, U., and Ruhrmair, U. (2011, January 5\u20136). The bistable ring PUF: A new architecture for strong physical unclonable functions. Proceedings of the 2011 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2011, San Diego, CA, USA.","DOI":"10.1109\/HST.2011.5955011"},{"key":"ref_1563","doi-asserted-by":"crossref","first-page":"664","DOI":"10.1007\/s11390-014-1458-1","article-title":"A Survey on Silicon PUFs and Recent Advances in Ring Oscillator PUFs","volume":"29","author":"Zhang","year":"2014","journal-title":"J. Comput. Sci. Technol."},{"key":"ref_1564","doi-asserted-by":"crossref","unstructured":"Pratt, B., Caffrey, M., Graham, P., Morgan, K., and Wirthlin, M. (2006, January 26\u201330). Improving FPGA design robustness with partial TMR. Proceedings of the 44th Annual IEEE International Reliability Physics Symposium, San Jose, CA, USA.","DOI":"10.1109\/RELPHY.2006.251221"},{"key":"ref_1565","doi-asserted-by":"crossref","unstructured":"Ichinomiya, Y., Tanoue, S., Amagasaki, M., Iida, M., Kuga, M., and Sueyoshi, T. (2010, January 2\u20134). Improving the Robustness of a Softcore Processor against SEUs by using TMR and Partial Reconfiguration. Proceedings of the 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), Charlotte, NC, USA.","DOI":"10.1109\/FCCM.2010.16"},{"key":"ref_1566","doi-asserted-by":"crossref","unstructured":"Ashraf, R., Mouri, O., Jadaa, R., and DeMara, R. (December, January 30). Design-for-diversity for improved fault-tolerance of TMR systems on FPGAs. Proceedings of the 2011 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2011, Cancun, Mexico.","DOI":"10.1109\/ReConFig.2011.26"},{"key":"ref_1567","doi-asserted-by":"crossref","unstructured":"Hayes, C., and Luo, Y. (2007, January 3\u20134). DPICO: A high speed deep packet inspection engine using compact finite automata. Proceedings of the 3rd ACM\/IEEE Symposium on Architectures for Networking and Communications Systems, ANCS 2007, Orlando, FL, USA.","DOI":"10.1145\/1323548.1323579"},{"key":"ref_1568","doi-asserted-by":"crossref","first-page":"263","DOI":"10.1109\/CC.2016.7733050","article-title":"A Practical Intrusion Detection System for Internet of Vehicles","volume":"13","author":"Fu","year":"2016","journal-title":"China Commun."},{"key":"ref_1569","doi-asserted-by":"crossref","unstructured":"Wilson, L.N., Radle, B., and Granieri, M.N. (2013, January 16\u201319). ATS Redundant design in support of system & mission sustainability. Proceedings of the 48th Annual AUTOTESTCON Conference, Schaumburg, IL, USA.","DOI":"10.1109\/AUTEST.2013.6645060"},{"key":"ref_1570","doi-asserted-by":"crossref","unstructured":"Siegle, F., Vladimirova, T., Ilstad, J., and Emam, O. (2015). Mitigation of Radiation Effects in SRAM-Based FPGAs for Space Applications. ACM Comput. Surv., 47.","DOI":"10.1145\/2671181"},{"key":"ref_1571","doi-asserted-by":"crossref","unstructured":"Cheng, L., Li, G., Zhu, H., and Yang, L. (2014, January 24\u201326). LDPC Encoder Design and FPGA Implementation in Deep Space Communication. Proceedings of the International Conference on Logistics Engineering, Management and Computer Science (LEMCS), Shenyang, China.","DOI":"10.2991\/lemcs-14.2014.81"},{"key":"ref_1572","first-page":"S51","article-title":"Medical data transmission through PLCC with QFT-PUF encoder for data authentication","volume":"28","author":"Durai","year":"2017","journal-title":"Biomed.-Res.-India"},{"key":"ref_1573","doi-asserted-by":"crossref","unstructured":"Alkady, G.I., Amer, H.H., and Daoud, R.M. (2017, January 19\u201320). Remotely Configurable Fault-Tolerant FPGA-based Pacemaker. Proceedings of the 12th International Conference on Computer Engineering and Systems (ICCES), Cairo, Egypt.","DOI":"10.1109\/ICCES.2017.8275270"},{"key":"ref_1574","doi-asserted-by":"crossref","first-page":"2225","DOI":"10.1002\/sec.651","article-title":"FPGA implementation of AES algorithm for high throughput using folded parallel architecture","volume":"7","author":"Rahimunnisa","year":"2014","journal-title":"Secur. Commun. Netw."},{"key":"ref_1575","doi-asserted-by":"crossref","first-page":"173","DOI":"10.2478\/s13537-013-0112-2","article-title":"PSP: Parallel sub-pipelined architecture for high throughput AES on FPGA and ASIC","volume":"3","author":"Rahimunnisa","year":"2013","journal-title":"Open Comput. Sci."},{"key":"ref_1576","doi-asserted-by":"crossref","first-page":"480","DOI":"10.1016\/j.micpro.2015.07.005","article-title":"An ultra-high throughput and fully pipelined implementation of AES algorithm on FPGA","volume":"39","author":"Soltani","year":"2015","journal-title":"Microprocess. Microsyst."},{"key":"ref_1577","first-page":"962","article-title":"Research and design of reconfigurable computing targeted at block cipher processing","volume":"46","author":"Yang","year":"2009","journal-title":"Jisuanji Yanjiu Yu Fazhan\/Comput. Res. Dev."},{"key":"ref_1578","doi-asserted-by":"crossref","first-page":"91","DOI":"10.1109\/CC.2016.7405707","article-title":"A Reconfigurable Block Cryptographic Processor Based on VLIW Architecture","volume":"13","author":"Wei","year":"2016","journal-title":"China Commun."},{"key":"ref_1579","doi-asserted-by":"crossref","unstructured":"Li, R., Dou, Y., Zhou, J., and Lei, G. (2011, January 9\u201311). A high-throughput reconfigurable Viterbi decoder. Proceedings of the 2011 International Conference on Wireless Communications and Signal Processing, WCSP 2011, Nanjing, China.","DOI":"10.1109\/WCSP.2011.6096781"},{"key":"ref_1580","unstructured":"Patel, P., and Parikh, C. (2007, January 28\u201330). Low power implementation of AES (Rijndael) algorithm. Proceedings of the 22nd International Conference on Computers and Their Applications 2007, CATA 2007, Honolulu, HI, USA."},{"key":"ref_1581","first-page":"1","article-title":"Low power high throughput reconfigurable stream cipher hardware VLSI architectures","volume":"6","author":"Sakthivel","year":"2014","journal-title":"Int. J. Inf. Comput. Secur."},{"key":"ref_1582","doi-asserted-by":"crossref","unstructured":"Ruiz-Llata, M., and Yebenes-Calvino, M. (2009, January 14\u201317). FPGA Implementation of Support Vector Machines for 3D Object Identification. Proceedings of the 19th International Conference on Artificial Neural Netw. (ICANN 2009), Limmassol, Cyprus.","DOI":"10.1007\/978-3-642-04274-4_49"},{"key":"ref_1583","doi-asserted-by":"crossref","unstructured":"Cho, J., Benson, B., Cheamanukul, S., and Kastner, R. (2010, January 2\u20134). Increased Performance of FPGA-Based Color Classification System. Proceedings of the 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), Charlotte, NC, USA.","DOI":"10.1109\/FCCM.2010.50"},{"key":"ref_1584","doi-asserted-by":"crossref","first-page":"347","DOI":"10.1007\/s13042-012-0102-z","article-title":"System-on-programmable-chip implementation of diminishing learning based pattern recognition system","volume":"4","author":"Manikandan","year":"2013","journal-title":"Int. J. Mach. Learn. Cybern."},{"key":"ref_1585","doi-asserted-by":"crossref","unstructured":"Zhou, Y., Chen, Z., and Huang, X. (2016, January 22\u201325). A System-On-Chip FPGA Design for Real-Time Traffic Signal Recognition System. Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), Montreal, QC, Canada.","DOI":"10.1109\/ISCAS.2016.7538913"},{"key":"ref_1586","doi-asserted-by":"crossref","first-page":"57","DOI":"10.1016\/j.micpro.2018.12.005","article-title":"A system on chip for melanoma detection using FPGA-based SVM classifier","volume":"65","author":"Afifi","year":"2019","journal-title":"Microprocess. Microsyst."},{"key":"ref_1587","doi-asserted-by":"crossref","unstructured":"Afifi, S., GholamHosseini, H., and Sinha, R. (2018). Dynamic hardware system for cascade SVM classification of melanoma. Neural Comput. Appl.","DOI":"10.1007\/s00521-018-3656-1"},{"key":"ref_1588","doi-asserted-by":"crossref","first-page":"1879","DOI":"10.1007\/s00521-013-1428-5","article-title":"An efficient hybrid learning algorithm for neural network-based speech recognition systems on FPGA chip","volume":"24","author":"Pan","year":"2014","journal-title":"Neural Comput. Appl."},{"key":"ref_1589","doi-asserted-by":"crossref","first-page":"229","DOI":"10.1109\/TE.2007.900025","article-title":"FFT spectrum Analyzer project for teaching digital signal processing with FPGA devices","volume":"50","author":"Sansaloni","year":"2007","journal-title":"IEEE Trans. Educ."},{"key":"ref_1590","doi-asserted-by":"crossref","unstructured":"Humphries, B., Zhang, H., Sheng, J., Landaverde, R., and Herbordt, M.C. (2014, January 11\u201313). 3D FFTs on a Single FPGA. Proceedings of the 22nd IEEE Annual International Symposium on Field-Programmable Custom Computing Machines ((FCCM), Boston, MA, USA.","DOI":"10.1109\/FCCM.2014.28"},{"key":"ref_1591","doi-asserted-by":"crossref","unstructured":"Wang, B., Zhang, Q., Ao, T., and Huang, M. (2010, January 22\u201324). Design of pipelined FFT processor based on FPGA. Proceedings of the 2010 International Conference on Computer Modeling and Simulation, ICCMS 2010, Sanya, China.","DOI":"10.1109\/ICCMS.2010.112"},{"key":"ref_1592","doi-asserted-by":"crossref","unstructured":"Alexandru, I., Grama, A., Viman, L., and Pitica, D. (2018, January 25\u201328). FFT Radix2 Core Implemented on FPGA with DSP48 Slices. Proceedings of the 2018 IEEE 24th International Symposium for Design and Technology in Electronic Packaging, SIITME 2018, Iasi, Romania.","DOI":"10.1109\/SIITME.2018.8599234"},{"key":"ref_1593","doi-asserted-by":"crossref","first-page":"195","DOI":"10.1016\/j.micpro.2018.12.002","article-title":"FPGA implementation of a 10 GS\/s variable-length FFT for OFDM-based optical communication systems","volume":"64","author":"Bruno","year":"2019","journal-title":"Microprocess. Microsyst."},{"key":"ref_1594","doi-asserted-by":"crossref","first-page":"388","DOI":"10.1109\/61.997905","article-title":"FPGA realization of wavelet transform for detection of electric power system disturbances","volume":"17","author":"Huang","year":"2002","journal-title":"IEEE Trans. Power Deliv."},{"key":"ref_1595","doi-asserted-by":"crossref","unstructured":"Panigrahy, P.S., Konar, P., and Chattopadhyay, P. (2014, January 26\u201328). Broken Bar Fault Detection using Fused DWT-FFT in FPGA Platform. Proceedings of the 3rd International Conference Control and Embedded Systems (ICPCES), Allahabad, India.","DOI":"10.1109\/ICPCES.2014.7062819"},{"key":"ref_1596","doi-asserted-by":"crossref","first-page":"73","DOI":"10.1504\/IJAHUC.2019.097628","article-title":"A low-complexity DWT module and CRS minimal instruction set computer architecture for wireless visual sensor networks","volume":"30","author":"Ong","year":"2019","journal-title":"Int. J. Hoc Ubiquitous Comput."},{"key":"ref_1597","doi-asserted-by":"crossref","unstructured":"Naik, P., Guhilot, H., Tigadi, A., and Ganesh, P. (2018, January 22\u201323). Reconfigured VLSI architecture for discrete wavelet transform. Proceedings of the International Conference on Soft Computing and Signal Processing, ICSCSP 2018, Hyderabad, India.","DOI":"10.1007\/978-981-13-3393-4_72"},{"key":"ref_1598","doi-asserted-by":"crossref","first-page":"236","DOI":"10.1109\/TNS.2006.869820","article-title":"A high-resolution time-to-digital converter implemented in field-programmable-gate-arrays","volume":"53","author":"Song","year":"2006","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_1599","doi-asserted-by":"crossref","unstructured":"Wu, J., and Shi, Z. (2008, January 19\u201325). The 10-ps Wave Union TDC: Improving FPGA TDC Resolution beyond Its Cell Delay. Proceedings of the IEEE Nuclear Science Symposium\/Medical Imaging Conference, Dresden, Germany.","DOI":"10.1109\/NSSMIC.2008.4775079"},{"key":"ref_1600","doi-asserted-by":"crossref","first-page":"1547","DOI":"10.1109\/TNS.2011.2141684","article-title":"A High-Resolution (<10 ps RMS) 48-Channel Time-to-Digital Converter (TDC) Implemented in a Field Programmable Gate Array (FPGA)","volume":"58","author":"Bayer","year":"2011","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_1601","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1002\/cta.2571","article-title":"Run-time calibration scheme for the implementation of a robust field-programmable gate array-based time-to-digital converter","volume":"47","author":"Chen","year":"2019","journal-title":"Int. J. Circuit Theory Appl."},{"key":"ref_1602","doi-asserted-by":"crossref","first-page":"204","DOI":"10.1016\/j.nima.2018.11.100","article-title":"The role of sub-interpolation for Delay-Line Time-to-Digital Converters in FPGA devices","volume":"916","author":"Lusardi","year":"2019","journal-title":"Nucl. Instruments Methods Phys. Res. Sect. A Accel. Spectrometers Detect. Assoc. Equip."},{"key":"ref_1603","doi-asserted-by":"crossref","unstructured":"Huang, J., Parris, M., Lee, J., and Demara, R.F. (2009). Scalable FPGA-based Architecture for DCT Computation Using Dynamic Partial Reconfiguration. ACM Trans. Embed. Comput. Syst., 9.","DOI":"10.1145\/1596532.1596541"},{"key":"ref_1604","first-page":"1317","article-title":"Implementation of real-time 2D-DCT with FPGA and DSP","volume":"31","author":"Zhao","year":"2003","journal-title":"Tien Tzu Hsueh Pao\/Acta Electron. Sin."},{"key":"ref_1605","doi-asserted-by":"crossref","unstructured":"Dong, X., Li, J., Liu, J., and Wu, J. (2013, January 21\u201323). A Novel FPGA Approach to DCT Based on the First-order Moments. Proceedings of the 3rd International Conference on Instrumentation & Measurement, Computer, Communication and Control (IMCCC), Shenyang, China.","DOI":"10.1109\/IMCCC.2013.201"},{"key":"ref_1606","doi-asserted-by":"crossref","first-page":"3483","DOI":"10.1109\/TNS.2013.2264726","article-title":"FPGA\/NIOS Implementation of an Adaptive FIR Filter Using Linear Prediction to Reduce Narrow-Band RFI for Radio Detection of Cosmic Rays","volume":"60","author":"Szadkowski","year":"2013","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_1607","doi-asserted-by":"crossref","unstructured":"Figuli, S.P.D., and Becker, J. (2019). An Efficient High-Throughput Generic QAM Transmitter with Scalable Spiral FIR Filter. J. Circuits Syst. Comput., 28.","DOI":"10.1142\/S0218126619500154"},{"key":"ref_1608","unstructured":"Sova, V., Brablc, M., and Grepl, R. (2018, January 5\u20137). FPGA Implementation of Multiplierless Low-Pass FIR Differentiator. Proceedings of the 18th International Conference on Mechatronics - Mechatronika, ME 2018, Brno, Czech Republic."},{"key":"ref_1609","first-page":"701","article-title":"Comparative study of maximum power point tracking using linear kalman filter & unscented kalman filter for solar photovoltaic array on field programmable gate array","volume":"5","author":"Ramchandani","year":"2012","journal-title":"Int. J. Smart Sens. Intell. Syst."},{"key":"ref_1610","first-page":"133","article-title":"Real-time FPGA-based Kalman filter for constant and non-constant velocity periodic error correction","volume":"48","author":"Wang","year":"2017","journal-title":"Precis. Eng. J. Int. Soc. Precis. Eng. Nanotechnol."},{"key":"ref_1611","doi-asserted-by":"crossref","unstructured":"Fonseca, J.V., Oliveira, R.C.L., Abreu, J.A.P., Ferreira, E., and Machado, M. (2013, January 10\u201312). Kalman Filter Embedded in FPGA to Improve Tracking Performance in Ballistic Rockets. Proceedings of the UKSim-AMSS 15th International Conference on Computer Modelling and Simulation (UKSim), Cambridge, UK.","DOI":"10.1109\/UKSim.2013.149"},{"key":"ref_1612","unstructured":"Lee, T., Lee, J., and Cho, S. (July, January 28). FPGA implementation of a 3x3 window median filter based on a new efficient bit-serial sorting algorithm. Proceedings of the 7th Korea\/Russia International Symposium on Science and Technology (KORUS 2003), Ulsan, Korea."},{"key":"ref_1613","doi-asserted-by":"crossref","unstructured":"Lu, Y., Jiang, L., Dai, M., and Li, S. (2010, January 24\u201325). Sort optimization algorithm of median filtering based on FPGA. Proceedings of the 2010 International Conference on Machine Vision and Human-Machine Interface, MVHI 2010, Kaifeng, China.","DOI":"10.1109\/MVHI.2010.145"},{"key":"ref_1614","doi-asserted-by":"crossref","unstructured":"Cai, G., Liang, C., Yang, J., and Li, H. (2013, January 23\u201324). Design and Implementation of LMS Adaptive Filter Algorithm Based on FPGA. Proceedings of the 2nd International Symposium on Instrumentation and Measurement, Sensor Network and Automation (IMSNA), Toronto, ON, Canada.","DOI":"10.1109\/IMSNA.2013.6743296"},{"key":"ref_1615","doi-asserted-by":"crossref","unstructured":"Nekouei, F., Talebi, N.Z., Kavian, Y.S., and Mahani, A. (2012, January 18\u201320). FPGA Implementation of LMS Self Correcting Adaptive Filter (SCAF) and Hardware Analysis. Proceedings of the 8th International Symposium on Communication Systems, Networks & Digital Signal Processing (CSNDSP), Poznan, Poland.","DOI":"10.1109\/CSNDSP.2012.6292753"},{"key":"ref_1616","doi-asserted-by":"crossref","first-page":"425","DOI":"10.1016\/j.neucom.2018.10.029","article-title":"A highly scalable parallel spike-based digital neuromorphic architecture for high-order fir filters using LMS adaptive algorithm","volume":"330","author":"Sanchez","year":"2019","journal-title":"Neurocomputing"},{"key":"ref_1617","unstructured":"Zhang, L., Zhang, K., Chang, T.S., Lafruit, G., Kuzmanov, G., and Verkest, D. (March, January 27). Real-Time High-Definition Stereo Matching on FPGA. Proceedings of the 19th Annual ACM International Symposium on Field-Programmable Gate Arrays, Monterey, CA, USA."},{"key":"ref_1618","doi-asserted-by":"crossref","first-page":"281","DOI":"10.1016\/j.micpro.2012.02.014","article-title":"Low-cost FPGA stereo vision system for real time disparity maps calculation","volume":"36","author":"Zicari","year":"2012","journal-title":"Microprocess. Microsyst."},{"key":"ref_1619","doi-asserted-by":"crossref","unstructured":"Perri, S., Frustaci, F., Spagnolo, F., and Corsonello, P. (2018, January 27\u201330). Design of Real-Time FPGA-based Embedded System for Stereo Vision. Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), Florence, Italy.","DOI":"10.1109\/ISCAS.2018.8351886"},{"key":"ref_1620","unstructured":"Hsu, Y.P., Miao, H.C., and Tsai, C.C. (2010, January 18\u201321). FPGA implementation of a real-time image tracking system. Proceedings of the SICE Annual Conference 2010, Taipei, Taiwan."},{"key":"ref_1621","unstructured":"Chen, W., Ma, Y., Chai, Z., Chen, M., and He, D. (2017, January 21\u201323). An FPGA-based real-time moving object tracking approach. Proceedings of the 17th International Conference on Algorithms and Architectures for Parallel Processing, ICA3PP 2017, Helsinki, Finland."},{"key":"ref_1622","doi-asserted-by":"crossref","first-page":"468","DOI":"10.1016\/j.sysarc.2009.09.005","article-title":"A secure digital camera architecture for integrated real-time digital rights management","volume":"55","author":"Mohanty","year":"2009","journal-title":"J. Syst. Archit."},{"key":"ref_1623","doi-asserted-by":"crossref","unstructured":"Joshi, A., Darji, A., and Mishra, V. (2011, January 14\u201316). Design and implementation of real-time image watermarking. Proceedings of the 2011 IEEE International Conference on Signal Processing, Communications and Computing, ICSPCC 2011, Xi\u2019an, China.","DOI":"10.1109\/ICSPCC.2011.6061762"},{"key":"ref_1624","doi-asserted-by":"crossref","unstructured":"Xiao, J., Li, S., and Sun, B. (2016). A Real-Time System for Lane Detection Based on FPGA and DSP. Sens. Imaging, 17.","DOI":"10.1007\/s11220-016-0133-8"},{"key":"ref_1625","doi-asserted-by":"crossref","unstructured":"Khongprasongsiri, C., Kumhom, P., Suwansantisuk, W., Chotikawanid, T., Chumpol, S., and Ikura, M. (2018, January 7\u20139). A Hardware Implementation for Real-Time Lane Detection using High-Level Synthesis. Proceedings of the International Workshop on Advanced Image Technology (IWAIT), Chiang Mai, Thailand.","DOI":"10.1109\/IWAIT.2018.8369730"},{"key":"ref_1626","doi-asserted-by":"crossref","first-page":"419","DOI":"10.1016\/j.micpro.2016.08.005","article-title":"A real-time global stereo-matching on FPGA","volume":"47","author":"Zha","year":"2016","journal-title":"Microprocess. Microsyst."},{"key":"ref_1627","doi-asserted-by":"crossref","unstructured":"Gehrig, S., Schneider, N., and Franke, U. (2014, January 23\u201328). Exploiting traffic scene disparity statistics for stereo vision. Proceedings of the 2014 IEEE Conference on Computer Vision and Pattern Recognition Workshops, CVPRW 2014, Columbus, OH, USA.","DOI":"10.1109\/CVPRW.2014.105"},{"key":"ref_1628","unstructured":"Jin, J., Kim, D., Song, J.H., Nguyen, V.D., and Jeon, J.W. (2011, January 26\u201329). Hardware Architecture Design for Vehicle Detection Using a Stereo Camera. Proceedings of the 11th International Conference on Control, Automation and Systems (ICCAS)\/Robot World Conference, Gyeonggi-do, Korea."},{"key":"ref_1629","unstructured":"Moni, R., Bako, L., Hajdu, S., Morgan, F., and Brassai, S.T. (2016, January 20\u201321). Embedded real-time implementation of a computational efficient optical flow extraction method for intelligent robot control applications. Proceedings of the 24th Irish Conference on Artificial Intelligence and Cognitive Science, AICS 2016, Dublin, Ireland."},{"key":"ref_1630","unstructured":"Czyszczon, T., Czernikowski, R., Shaaban, M., and Hsu, K. (1998, January 9\u201311). Real-time implementation of JPEG encoder\/decoder. Proceedings of the Conference on Input\/Output and Imaging Technologies, Taipei, Taiwan."},{"key":"ref_1631","doi-asserted-by":"crossref","first-page":"1903","DOI":"10.1109\/TCE.2008.4711252","article-title":"An Efficient H.264 Intra Frame Coder System","volume":"54","author":"Hamzaoglu","year":"2008","journal-title":"IEEE Trans. Consum. Electron."},{"key":"ref_1632","doi-asserted-by":"crossref","unstructured":"Kalali, E., Adibelli, Y., and Hamzaoglu, I. (2012, January 23\u201325). A high performance and low energy intra prediction hardware for HEVC video decoding. Proceedings of the 6th Annual Conference on Design and Architectures for Signal and Image Processing, DASIP 2012, Karlsruhe, Germany.","DOI":"10.1109\/FPL.2012.6339161"},{"key":"ref_1633","doi-asserted-by":"crossref","first-page":"133","DOI":"10.1016\/j.sysarc.2015.10.002","article-title":"Fully pipelined real time hardware solution for High Efficiency Video Coding (HEVC) intra prediction","volume":"64","author":"Amish","year":"2016","journal-title":"J. Syst. Archit."},{"key":"ref_1634","doi-asserted-by":"crossref","first-page":"119","DOI":"10.1007\/s11265-012-0718-y","article-title":"High-Speed FPGA Architecture for CABAC Decoding Acceleration in H.264\/AVC Standard","volume":"72","author":"Osorio","year":"2013","journal-title":"J. Signal Process. Syst. Signal Image Video Technol."},{"key":"ref_1635","doi-asserted-by":"crossref","unstructured":"Sateesh, S., Sakthivel, R., Nirosha, K., and Kittur, H. (2011, January 21\u201322). An optimized architecture to perform image compression and encryption simultaneously using modified DCT algorithm. Proceedings of the 2011 - International Conference on Signal Processing, Communication, Computing and Networking Technologies, ICSCCN-2011, Thuckalay, India.","DOI":"10.1109\/ICSCCN.2011.6024591"},{"key":"ref_1636","doi-asserted-by":"crossref","unstructured":"Mukherjee, R., Chakrabarti, I., and Sengupta, S. (2012, January 7\u20139). Fpga based architectural implementation of context-based adaptive variable length coding (CAVLC) for H.264\/AVC. Proceedings of the IET International Conference on Information Science and Control Engineering 2012, ICISCE 2012, Shenzhen, China.","DOI":"10.1049\/cp.2012.2417"},{"key":"ref_1637","first-page":"100","article-title":"Efficient implementation of the CAVLC Entropy encoder based on FPGA","volume":"39","author":"Chu","year":"2012","journal-title":"Xi\u2019an Dianzi Keji Daxue Xuebao\/J. Xidian Univ."},{"key":"ref_1638","doi-asserted-by":"crossref","unstructured":"Guo, H., and Fu, Y.q. (2011, January 1\u20132). An improved CAVLC Entropy encoder of H.264\/AVC and FPGA implementation. Proceedings of the International Conference on Advanced Materials and Computer Science, Chengdu, China.","DOI":"10.4028\/www.scientific.net\/KEM.474-476.241"},{"key":"ref_1639","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1007\/s11554-007-0054-9","article-title":"A real-time H.264\/AVC VLSI encoder architecture","volume":"3","author":"Babionitakis","year":"2008","journal-title":"J.-Real-Time Image Process."},{"key":"ref_1640","doi-asserted-by":"crossref","first-page":"1781","DOI":"10.1109\/TCSVT.2008.2004927","article-title":"A Flexible Heterogeneous Hardware\/Software Solution for Real-Time HD H.264 Motion Estimation","volume":"18","author":"Urban","year":"2008","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"key":"ref_1641","doi-asserted-by":"crossref","unstructured":"Cabarat, P.L., Hamidouche, W., and Deforges, O. (2017, January 5\u20139). Real-time and parallel shvc hybrid codec avc to hevc decoder. Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP), New Orleans, LA, USA.","DOI":"10.1109\/ICASSP.2017.7952716"},{"key":"ref_1642","doi-asserted-by":"crossref","first-page":"221","DOI":"10.1007\/s11554-014-0471-5","article-title":"A low energy intra prediction hardware for high efficiency video coding","volume":"15","author":"Kalali","year":"2018","journal-title":"J. Real-Time Image Process."},{"key":"ref_1643","doi-asserted-by":"crossref","unstructured":"Neshatpour, K., Malik, M., and Homayoun, H. (2015, January 4\u20137). Accelerating machine learning kernel in hadoop using FPGAs. Proceedings of the 15th IEEE\/ACM International Symposium on Cluster, Cloud, and Grid Computing, CCGrid 2015, Shenzhen, China.","DOI":"10.1109\/CCGrid.2015.165"},{"key":"ref_1644","doi-asserted-by":"crossref","unstructured":"Kachris, C., Stamelos, I., Koromilas, E., and Soudris, D. (2018, January 2\u20134). Seamless FPGA deployment over spark in cloud computing: A use case on machine learning hardware acceleration. Proceedings of the 14th International Symposium on Applied Reconfigurable Computing, ARC 2018, Santorini, Greece.","DOI":"10.1007\/978-3-319-78890-6_54"},{"key":"ref_1645","doi-asserted-by":"crossref","first-page":"207","DOI":"10.1023\/A:1020205217934","article-title":"Evaluation of CORDIC algorithms for FPGA design","volume":"32","author":"Valls","year":"2002","journal-title":"J. Vlsi Signal Process. Syst. Signal Image Video Technol."},{"key":"ref_1646","doi-asserted-by":"crossref","first-page":"321","DOI":"10.1007\/s00034-013-9638-8","article-title":"A Modified CORDIC FPGA Implementation for Wave Generation","volume":"33","author":"Liu","year":"2014","journal-title":"Circuits Syst. Signal Process."},{"key":"ref_1647","doi-asserted-by":"crossref","unstructured":"Renardy, A.P., Ahmadi, N., Fadila, A.A., Shidqi, N., and Adiono, T. (2015, January 10\u201311). FPGA Implementation of CORDIC Algorithms for Sine and Cosine Generator. Proceedings of the 5th International Conference on Electrical Engineering and Informatics, Legian-Bali, Indonesia.","DOI":"10.1109\/ICEEI.2015.7352460"},{"key":"ref_1648","doi-asserted-by":"crossref","unstructured":"Underwood, K. (2004, January 22\u201324). FPGAs vs. CPUs: Trends in peak floating-point performance. Proceedings of the ACM\/SIGDA Twelfth ACM International Symposium on Field-Programmable Gate Arrays - FPGA 2004, Monterey, CA, USA.","DOI":"10.1145\/968280.968305"},{"key":"ref_1649","doi-asserted-by":"crossref","first-page":"1709","DOI":"10.1109\/TVLSI.2008.2006616","article-title":"Floating-Point FPGA: Architecture and Modeling","volume":"17","author":"Ho","year":"2009","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref_1650","doi-asserted-by":"crossref","first-page":"3009","DOI":"10.1109\/TSP.2007.914926","article-title":"FPGA realization of FIR filters by efficient and flexible systolization using distributed arithmetic","volume":"56","author":"Meher","year":"2008","journal-title":"IEEE Trans. Signal Process."},{"key":"ref_1651","doi-asserted-by":"crossref","first-page":"365","DOI":"10.1016\/j.mejo.2010.04.006","article-title":"FPGA realization of FIR filters for high-speed and medium-speed by using modified distributed arithmetic architectures","volume":"41","author":"Xie","year":"2010","journal-title":"Microelectron. J."},{"key":"ref_1652","doi-asserted-by":"crossref","first-page":"332","DOI":"10.1016\/j.sysarc.2005.09.001","article-title":"High-frequency pulse width modulation implementation using FPGA and CPLD ICs","volume":"52","author":"Koutroulis","year":"2006","journal-title":"J. Syst. Archit."},{"key":"ref_1653","doi-asserted-by":"crossref","unstructured":"De Oliveira, F.H., de Freitas, I.S., Cardoso, R.d.B., and Gomes, Z.M. (2017, January 19\u201322). Carrier-based pwm technique applied to single-phase asymmetric npc inverters with three levels on input and seven on output, using fpga. Proceedings of the 14th Brazilian Power Electronics Conference (COBEP), Juiz de Fora, Brazil.","DOI":"10.1109\/COBEP.2017.8257308"},{"key":"ref_1654","doi-asserted-by":"crossref","unstructured":"Sutter, G., Todorovich, E., Lopez-Buedo, S., and Boemo, E. (2002, January 11\u201313). Low-power FSMs in FPGA: Encoding alternatives. Proceedings of the 12th International Workshop on Power and Timing Modeling, Optimization and Simulation, PATMOS 2002, Seville, Spain.","DOI":"10.1007\/3-540-45716-X_36"},{"key":"ref_1655","doi-asserted-by":"crossref","first-page":"870","DOI":"10.3923\/itj.2011.870.876","article-title":"The design and FPGA implementation of FSM-based intellectual property watermark algorithm at behavioral level","volume":"10","author":"Liang","year":"2011","journal-title":"Inf. Technol. J."},{"key":"ref_1656","unstructured":"Kasik, V., Jahan, I.S., and Kurecka, A. (2011, January 1\u20132). FPGA Based Digital Logic Emulator for Educational Purposes. Proceedings of the International Conference on Software and Computer Applications (ICSCA 2011), Kathmandu, Nepal."},{"key":"ref_1657","doi-asserted-by":"crossref","first-page":"662","DOI":"10.1109\/TCAD.2009.2015739","article-title":"Partitioning and Scheduling of Task Graphs on Partially Dynamically Reconfigurable FPGAs","volume":"28","author":"Cordone","year":"2009","journal-title":"IEEE Trans. Comput-Aided Des. Integr. Circuits Syst."},{"key":"ref_1658","doi-asserted-by":"crossref","unstructured":"Yuan, M., Gu, Z., He, X., Liu, X., and Jiang, L. (2010). Hardware\/Software Partitioning and Pipelined Scheduling on Runtime Reconfigurable FPGAs. ACM Trans. Des. Autom. Electron. Syst., 15.","DOI":"10.1145\/1698759.1698763"},{"key":"ref_1659","doi-asserted-by":"crossref","first-page":"590","DOI":"10.1016\/j.micpro.2013.05.001","article-title":"Energy-efficient scheduling on multi-FPGA reconfigurable systems","volume":"37","author":"Jing","year":"2013","journal-title":"Microprocess. Microsyst."},{"key":"ref_1660","doi-asserted-by":"crossref","unstructured":"Choudhary, P.S., and Ali, M.S. (2018, January 22\u201324). FPGA-Based Adaptive Task Scheduler for Real Time Embedded Systems. Proceedings of the 3rd IEEE International Conference on Research in Intelligent and Computing in Engineering (RICE), San Salvador, El Salvador.","DOI":"10.1109\/RICE.2018.8509088"},{"key":"ref_1661","doi-asserted-by":"crossref","first-page":"2487","DOI":"10.1109\/TCSI.2010.2046237","article-title":"An FPGA-Based Linear All-Digital Phase-Locked Loop","volume":"57","author":"Kumm","year":"2010","journal-title":"IEEE Trans. Circuits Syst. -Regul. Pap."},{"key":"ref_1662","doi-asserted-by":"crossref","unstructured":"Deak, N., Gyorfi, T., Marton, K., Vacariu, L., and Cret, O. (2015, January 27\u201329). Highly Efficient True Random Number Generator in FPGA Devices Using Phase-Locked Loops. Proceedings of the 20th International Conference on System Controls and Computer Science 2015, Bucharest, Romania.","DOI":"10.1109\/CSCS.2015.19"},{"key":"ref_1663","doi-asserted-by":"crossref","unstructured":"Merli, D., Stumpf, F., and Eckert, C. (2010, January 24). Improving the quality of Ring Oscillator PUFs on FPGAs. Proceedings of the 5th Workshop on Embedded Systems Security, WESS \u201910, Scottsdale, AZ, USA.","DOI":"10.1145\/1873548.1873557"},{"key":"ref_1664","doi-asserted-by":"crossref","unstructured":"Li, F., Lin, Y., and He, L. (2004, January 7\u201311). FPGA power reduction using configurable dual-Vdd. Proceedings of the 41st Design Automation Conference, San Diego, CA, USA.","DOI":"10.1145\/996566.996767"},{"key":"ref_1665","doi-asserted-by":"crossref","unstructured":"Pandit, S., and Sikka, P. (2018, January 10\u201312). Design and Implementation of Power Optimized Dual Core and Single Core DLX Processor on FPGA. Proceedings of the 9th International Conference on Computing, Communication and Networking Technologies (ICCCNT), IISC, Bengaluru, India.","DOI":"10.1109\/ICCCNT.2018.8494176"},{"key":"ref_1666","doi-asserted-by":"crossref","unstructured":"Sun, Y., Li, L., and Luo, H. (2011, January 23\u201325). Design of FPGA-based Multimedia Node for WSN. Proceedings of the 7th International Conference on Wireless Communications, Networking and Mobile Computing (WiCOM), Wuhan, China.","DOI":"10.1109\/wicom.2011.6040365"},{"key":"ref_1667","first-page":"385","article-title":"FPGA Based Power Saving Technique for Sensor Node in Wireless Sensor Network (WSN)","volume":"776","author":"Patil","year":"2019","journal-title":"Comput. Intell. Sens. Netw."},{"key":"ref_1668","doi-asserted-by":"crossref","unstructured":"Linares-Barranco, A., Liu, H., Rios-Navarro, A., Gomez-Rodriguez, F., Moeys, D.P., and Delbruck, T. (2018). Approaching Retinal Ganglion Cell Modeling and FPGA Implementation for Robotics. Entropy, 20.","DOI":"10.3390\/e20060475"},{"key":"ref_1669","doi-asserted-by":"crossref","unstructured":"Cerezo, J., Morales, E., and Plaza, J. (2019). Control system in open-source FPGA for a self-balancing robot. Electronics (Switzerland), 8.","DOI":"10.3390\/electronics8020198"},{"key":"ref_1670","doi-asserted-by":"crossref","first-page":"872","DOI":"10.1016\/j.neunet.2008.06.018","article-title":"FPGA implementation of a stochastic neural network for monotonic pseudo-Boolean optimization","volume":"21","author":"Grossi","year":"2008","journal-title":"Neural Netw."},{"key":"ref_1671","unstructured":"Ruiz, A.P., Cirstea, M., Koczara, W., and Teodorescu, R. (2008, January 22\u201323). A novel integrated renewable energy system modelling approach, allowing fast FPGA controller prototyping. Proceedings of the 11th International Conference on Optimization of Electrical and Electronic Equipment, Brasov, Romania."},{"key":"ref_1672","doi-asserted-by":"crossref","first-page":"110","DOI":"10.1109\/TMSCS.2015.2494014","article-title":"A PUF-Enabled Secure Architecture for FPGA-Based IoT Applications","volume":"1","author":"Johnson","year":"2015","journal-title":"IEEE Trans.-Multi-Scale Comput. Syst."},{"key":"ref_1673","doi-asserted-by":"crossref","first-page":"499","DOI":"10.1109\/TVLSI.2003.812288","article-title":"Gbit\/s lossless data compression hardware","volume":"11","author":"Nunez","year":"2003","journal-title":"EEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref_1674","doi-asserted-by":"crossref","unstructured":"Hemnath, P., and Prabhu, V. (2013, January 21\u201322). Compression of fpga bitstreams using improved rle algorithm. Proceedings of the International Conference on Information Communication and Embedded Systems (ICICES), Chennai, India.","DOI":"10.1109\/ICICES.2013.6508223"},{"key":"ref_1675","doi-asserted-by":"crossref","unstructured":"Hameed, M., Shakor, H., and Razak, I. (2018, January 10\u201311). Low power text compression for Huffman coding using Altera FPGA with power management controller. Proceedings of the 1st International Scientific Conference of Engineering Sciences - 3rd Scientific Conference of Engineering Science, ISCES 2018, Diyala, Iraq.","DOI":"10.1109\/ISCES.2018.8340521"}],"container-title":["Computation"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/2079-3197\/7\/4\/63\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T13:33:39Z","timestamp":1760189619000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/2079-3197\/7\/4\/63"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11,11]]},"references-count":1675,"journal-issue":{"issue":"4","published-online":{"date-parts":[[2019,12]]}},"alternative-id":["computation7040063"],"URL":"https:\/\/doi.org\/10.3390\/computation7040063","relation":{},"ISSN":["2079-3197"],"issn-type":[{"value":"2079-3197","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,11,11]]}}}