{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,28]],"date-time":"2026-02-28T10:49:30Z","timestamp":1772275770498,"version":"3.50.1"},"reference-count":81,"publisher":"MDPI AG","issue":"5","license":[{"start":{"date-parts":[[2025,5,13]],"date-time":"2025-05-13T00:00:00Z","timestamp":1747094400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"Universidad de las Fuerzas Armadas ESPE","award":["2020-PIC-015-INV"],"award-info":[{"award-number":["2020-PIC-015-INV"]}]},{"name":"Universidad de las Fuerzas Armadas ESPE","award":["2020-PIC-013-CTE"],"award-info":[{"award-number":["2020-PIC-013-CTE"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Computers"],"abstract":"<jats:p>The increasing complexity of algorithms in embedded applications has amplified the demand for high-performance computing. Heterogeneous embedded systems, particularly FPGA-based systems-on-chip (SoCs), enhance execution speed by integrating hardware accelerator intellectual property (IP) cores. However, traditional low-level IP-core design presents significant challenges. High-level synthesis (HLS) offers a promising alternative, enabling efficient FPGA development through high-level programming languages. Yet, effective methodologies for designing and evaluating heterogeneous FPGA-based SoCs remain crucial. This study surveys HLS tools and design concepts and presents the development of the AHA IP cores, a set of five benchmarking accelerators for rapid Zynq-based SoC evaluation. These accelerators target compute-intensive tasks, including matrix multiplication, Fast Fourier Transform (FFT), Advanced Encryption Standard (AES), Back-Propagation Neural Network (BPNN), and Artificial Neural Network (ANN). We establish a streamlined design flow using AMD-Xilinx tools for rapid prototyping and testing FPGA-based heterogeneous platforms. We outline criteria for selecting algorithms to improve speed and resource efficiency in HLS design. Our performance evaluation across various configurations highlights performance\u2013resource trade-offs and demonstrates that ANN and BPNN achieve significant parallelism, while AES optimization increases resource utilization the most. Matrix multiplication shows strong optimization potential, whereas FFT is constrained by data dependencies.<\/jats:p>","DOI":"10.3390\/computers14050189","type":"journal-article","created":{"date-parts":[[2025,5,13]],"date-time":"2025-05-13T06:40:23Z","timestamp":1747118423000},"page":"189","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["AHA: Design and Evaluation of Compute-Intensive Hardware Accelerators for AMD-Xilinx Zynq SoCs Using HLS IP Flow"],"prefix":"10.3390","volume":"14","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1011-7942","authenticated-orcid":false,"given":"David","family":"Berrazueta-Mena","sequence":"first","affiliation":[{"name":"Departamento de El\u00e9ctrica, Electr\u00f3nica y Telecomunicaciones, Universidad de las Fuerzas Armadas ESPE, Sangolqui 171103, Ecuador"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0748-125X","authenticated-orcid":false,"given":"Byron","family":"Navas","sequence":"additional","affiliation":[{"name":"Departamento de El\u00e9ctrica, Electr\u00f3nica y Telecomunicaciones, Universidad de las Fuerzas Armadas ESPE, Sangolqui 171103, Ecuador"},{"name":"Grupo de Investigaci\u00f3n en Sistemas Inteligentes (WiCOM-Energy), Universidad de las Fuerzas Armadas ESPE, Sangolqui 171103, Ecuador"},{"name":"Grupo de Investigaci\u00f3n EmbSys, Universidad de las Fuerzas Armadas ESPE, Sangolqui 171103, Ecuador"}]}],"member":"1968","published-online":{"date-parts":[[2025,5,13]]},"reference":[{"key":"ref_1","first-page":"1","article-title":"State-of-the-art in heterogeneous computing","volume":"18","author":"Brodtkorb","year":"2010","journal-title":"Sci. Program."},{"key":"ref_2","doi-asserted-by":"crossref","unstructured":"Hao, C., Zhang, X., Li, Y., Huang, S., Xiong, J., Rupnow, K., Hwu, W.M., and Chen, D. (2019, January 2). FPGA\/DNN co-design: An efficient design methodology for IoT intelligence on the edge. Proceedings of the 56th Annual Design Automation Conference 2019, Dac \u201919, New York, NY, USA.","DOI":"10.1145\/3316781.3317829"},{"key":"ref_3","doi-asserted-by":"crossref","first-page":"1897","DOI":"10.1007\/s11227-020-03325-8","article-title":"A systematic literature review on hardware implementation of artificial intelligence algorithms","volume":"77","author":"Talib","year":"2021","journal-title":"J. Supercomput."},{"key":"ref_4","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3613963","article-title":"FPGA-based Deep Learning Inference Accelerators: Where Are We Standing?","volume":"16","author":"Nechi","year":"2023","journal-title":"ACM Trans. Reconfigurable Technol. Syst."},{"key":"ref_5","unstructured":"Intel (2025, March 31). Virtual RAN (vRAN) with Hardware Acceleration. Available online: https:\/\/builders.intel.com\/solutionslibrary\/virtual-ran-vran-with-hardware-acceleration."},{"key":"ref_6","doi-asserted-by":"crossref","unstructured":"Azariah, W., Bimo, F.A., Lin, C.W., Cheng, R.G., Nikaein, N., and Jana, R. (2024). A Survey on Open Radio Access Networks: Challenges, Research Directions, and Open Source Approaches. Sensors, 24.","DOI":"10.3390\/s24031038"},{"key":"ref_7","doi-asserted-by":"crossref","first-page":"160","DOI":"10.1109\/MCOM.023.2300281","article-title":"Hardware Acceleration for Open Radio Access Networks: A Contemporary Overview","volume":"62","author":"Kundu","year":"2024","journal-title":"IEEE Commun. Mag."},{"key":"ref_8","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/MDT.2009.69","article-title":"An introduction to high-level synthesis","volume":"26","author":"Coussy","year":"2009","journal-title":"IEEE Des. Test Comput."},{"key":"ref_9","doi-asserted-by":"crossref","first-page":"473","DOI":"10.1109\/TCAD.2011.2110592","article-title":"High-level synthesis for fpgas: From prototyping to deployment","volume":"30","author":"Cong","year":"2011","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"ref_10","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1007\/s10617-012-9096-8","article-title":"An overview of today\u2019s high-level synthesis tools","volume":"16","author":"Meeus","year":"2012","journal-title":"Des. Autom. Embedded Syst."},{"key":"ref_11","unstructured":"Crockett, L.H., Elliot, R.A., Enderwitz, M.A., and Stewart, R.W. (2014). The Zynq Book: Embedded Processing with the Arm Cortex-A9 on the Xilinx Zynq-7000 All Programmable Soc."},{"key":"ref_12","doi-asserted-by":"crossref","unstructured":"Gort, M., and Anderson, J. (2014, January 10\u201312). Design re-use for compile time reduction in FPGA high-level synthesis flows. Proceedings of the 2014 International Conference on Field-Programmable Technology (FPT), Shanghai, China.","DOI":"10.1109\/FPT.2014.7082746"},{"key":"ref_13","doi-asserted-by":"crossref","unstructured":"Koch, D., Hannig, F., and Ziener, D. (2016). FPGAs for Software Programmers, Springer International Publishing.","DOI":"10.1007\/978-3-319-26408-0"},{"key":"ref_14","unstructured":"Zhu, J., Sander, I., and Jantsch, A. (2010, January 14\u201316). HetMoC: Heterogeneous Modelling in SystemC. Proceedings of the 2010 Forum on Specification & Design Languages (FDL 2010), Southampton, UK."},{"key":"ref_15","unstructured":"Berrazueta, M.D. (2019). A Study and Application of High-Level Synthesis for the Design of High-Performance FPGA-Based System-on-Chip with Custom IP-Cores. [Bachelor\u2019s Thesis, Universidad de las Fuerzas Armadas ESPE]."},{"key":"ref_16","unstructured":"AMD-Xilinx (2025, March 31). Vivado Design Suite User Guide: High-Level Synthesis (UG902). Available online: https:\/\/docs.amd.com\/v\/u\/2017.4-English\/ug902-vivado-high-level-synthesis."},{"key":"ref_17","doi-asserted-by":"crossref","first-page":"174692","DOI":"10.1109\/ACCESS.2020.3024098","article-title":"Towards Automatic High-Level Code Deployment on Reconfigurable Platforms: A Survey of High-Level Synthesis Tools and Toolchains","volume":"8","author":"Numan","year":"2020","journal-title":"IEEE Access"},{"key":"ref_18","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3530775","article-title":"FPGA HLS Today: Successes, Challenges, and Opportunities","volume":"15","author":"Cong","year":"2022","journal-title":"ACM Trans. Reconfigurable Technol. Syst."},{"key":"ref_19","doi-asserted-by":"crossref","unstructured":"Li, J., Chi, Y., and Cong, J. (2020, January 23\u201325). HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration. Proceedings of the 2020 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA \u201920), New York, NY, USA.","DOI":"10.1145\/3373087.3375320"},{"key":"ref_20","doi-asserted-by":"crossref","unstructured":"Ishikawa, A., Fukushima, N., Maruoka, A., and Iizuka, T. (2019, January 26\u201329). Halide and GENESIS for Generating Domain-Specific Architecture of Guided Image Filtering. Proceedings of the 2019 IEEE International Symposium on Circuits and Systems (ISCAS), Sapporo, Japan. Available online: https:\/\/ieeexplore.ieee.org\/document\/8702260.","DOI":"10.1109\/ISCAS.2019.8702260"},{"key":"ref_21","doi-asserted-by":"crossref","first-page":"85:1","DOI":"10.1145\/2897824.2925892","article-title":"Rigel: Flexible multi-rate image processing hardware","volume":"35","author":"Hegarty","year":"2016","journal-title":"ACM Trans. Graph."},{"key":"ref_22","unstructured":"Sujeeth, A.K., Lee, H., Brown, K.J., Chafi, H., Wu, M., Atreya, A.R., Olukotun, K., Rompf, T., and Odersky, M. (July, January 28). OptiML: An Implicitly Parallel Domain-Specific Language for Machine Learning. Proceedings of the 28th International Conference on Machine Learning (ICML\u201911), Madison, WI, USA."},{"key":"ref_23","doi-asserted-by":"crossref","unstructured":"Lai, Y.-H., Chi, Y., Hu, Y., Wang, J., Yu, C.H., Zhou, Y., Cong, J., and Zhang, Z. (2019, January 24\u201326). HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Reconfigurable Computing. Proceedings of the 2019 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA \u201919), New York, NY, USA.","DOI":"10.1145\/3289602.3293910"},{"key":"ref_24","doi-asserted-by":"crossref","first-page":"1591","DOI":"10.1109\/TCAD.2015.2513673","article-title":"A survey and evaluation of FPGA high-level synthesis tools","volume":"35","author":"Nane","year":"2016","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"ref_25","doi-asserted-by":"crossref","unstructured":"Josipovi\u0107, L., Guerrieri, A., and Ienne, P. (2020, January 23\u201325). Invited Tutorial: Dynamatic: From C\/C++ to Dynamically Scheduled Circuits. Proceedings of the 2020 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA \u201920), New York, NY, USA.","DOI":"10.1145\/3373087.3375391"},{"key":"ref_26","doi-asserted-by":"crossref","unstructured":"Ye, H., Jun, H., Jeong, H., Neuendorffer, S., and Chen, D. (2022, January 5\u20139). ScaleHLS: A Scalable High-Level Synthesis Framework with Multi-Level Transformations and Optimizations. Proceedings of the 59th ACM\/IEEE Design Automation Conference (DAC \u201922), New York, NY, USA.","DOI":"10.1145\/3489517.3530631"},{"key":"ref_27","doi-asserted-by":"crossref","unstructured":"Lattner, C., Amini, M., Bondhugula, U., Cohen, A., Davis, A., Pienaar, J., Riddle, R., Shpeisman, T., Vasilache, N., and Zinenko, O. (March, January 27). MLIR: Scaling Compiler Infrastructure for Domain Specific Computation. Proceedings of the 2021 IEEE\/ACM International Symposium on Code Generation and Optimization (CGO), Virtual Event.","DOI":"10.1109\/CGO51591.2021.9370308"},{"key":"ref_28","unstructured":"Qin, S., and Berekovic, M. (2015). A comparison of high-level design tools for SoC-FPGA on disparity map calculation example. arXiv."},{"key":"ref_29","doi-asserted-by":"crossref","unstructured":"Navas, B., Oberg, J., and Sander, I. (2013, January 9\u201311). Towards the Generic Reconfigurable Accelerator: Algorithm Development, Core Design, and Performance Analysis. Proceedings of the 2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig), Cancun, Mexico. Available online: https:\/\/ieeexplore.ieee.org\/document\/6732334.","DOI":"10.1109\/ReConFig.2013.6732334"},{"key":"ref_30","first-page":"106:1","article-title":"Pushing the Level of Abstraction of Digital System Design: A Survey on How to Program FPGAs","volume":"55","author":"Sozzo","year":"2022","journal-title":"ACM Comput. Surv."},{"key":"ref_31","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1109\/MDT.2009.83","article-title":"High-level synthesis: Past, present, and future","volume":"26","author":"Martin","year":"2009","journal-title":"IEEE Des. Test Comput."},{"key":"ref_32","doi-asserted-by":"crossref","first-page":"1014","DOI":"10.1109\/TPDS.2020.3039409","article-title":"Transformations of High-Level Synthesis Codes for High-Performance Computing","volume":"32","author":"Besta","year":"2021","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"ref_33","doi-asserted-by":"crossref","first-page":"2628","DOI":"10.1109\/TCAD.2019.2943570","article-title":"High-Level Synthesis Design Space Exploration: Past, Present, and Future","volume":"39","author":"Schafer","year":"2020","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"ref_34","doi-asserted-by":"crossref","first-page":"90429","DOI":"10.1109\/ACCESS.2022.3201107","article-title":"High-Level Synthesis Hardware Design for FPGA-Based Accelerators: Models, Methodologies, and Frameworks","volume":"10","author":"Molina","year":"2022","journal-title":"IEEE Access"},{"key":"ref_35","doi-asserted-by":"crossref","unstructured":"Cong, J., Wei, P., Yu, C.H., and Zhang, P. (2018, January 24\u201328). Automated Accelerator Generation and Optimization with Composable, Parallel and Pipeline Architecture. Proceedings of the 55th Annual Design Automation Conference (DAC \u201918), San Francisco, CA, USA.","DOI":"10.1145\/3195970.3195999"},{"key":"ref_36","doi-asserted-by":"crossref","unstructured":"Wang, Z., Chen, J., and Schafer, B.C. (2020, January 9\u201313). Efficient and Robust High-Level Synthesis Design Space Exploration through Offline Micro-Kernels Pre-Characterization. Proceedings of the 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE), Grenoble, France. Available online: https:\/\/ieeexplore.ieee.org\/document\/9116309.","DOI":"10.23919\/DATE48585.2020.9116309"},{"key":"ref_37","doi-asserted-by":"crossref","unstructured":"Liu, S., Lau, F.C.M., and Schafer, B.C. (2019, January 2\u20136). Accelerating FPGA Prototyping through Predictive Model-Based HLS Design Space Exploration. Proceedings of the 56th Annual Design Automation Conference (DAC \u201919), Las Vegas, NV, USA.","DOI":"10.1145\/3316781.3317754"},{"key":"ref_38","doi-asserted-by":"crossref","unstructured":"Sun, Q., Chen, T., Liu, S., Miao, J., Chen, J., Yu, H., and Yu, B. (2021, January 1\u20135). Correlated Multi-Objective Multi-Fidelity Optimization for HLS Directives Design. Proceedings of the 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE), Virtual Event. Available online: https:\/\/ieeexplore.ieee.org\/document\/9474241.","DOI":"10.23919\/DATE51398.2021.9474241"},{"key":"ref_39","doi-asserted-by":"crossref","unstructured":"Choi, Y., and Cong, J. (2018, January 5\u20138). HLS-Based Optimization and Design Space Exploration for Applications with Variable Loop Bounds. Proceedings of the 2018 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), San Diego, CA, USA.","DOI":"10.1145\/3240765.3240815"},{"key":"ref_40","doi-asserted-by":"crossref","first-page":"3202","DOI":"10.1109\/TCAD.2020.3012172","article-title":"AnyHLS: High-level synthesis with partial evaluation","volume":"39","author":"Membarth","year":"2020","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"ref_41","doi-asserted-by":"crossref","unstructured":"Piccolboni, L., Di Guglielmo, G., and Carloni, L.P. (2019, January 22\u201325). KAIROS: Incremental Verification in High-Level Synthesis through Latency-Insensitive Design. Proceedings of the 2019 Formal Methods in Computer Aided Design (FMCAD), San Jose, CA, USA. Available online: https:\/\/ieeexplore.ieee.org\/document\/8894295.","DOI":"10.23919\/FMCAD.2019.8894295"},{"key":"ref_42","doi-asserted-by":"crossref","unstructured":"Singh, E., Lonsing, F., Chattopadhyay, S., Strange, M., Wei, P., Zhang, X., Zhou, Y., Chen, D., Cong, J., and Raina, P. (2020, January 20\u201324). A-QED Verification of Hardware Accelerators. Proceedings of the 2020 57th ACM\/IEEE Design Automation Conference (DAC), Virtual Event. Available online: https:\/\/ieeexplore.ieee.org\/document\/9218715.","DOI":"10.1109\/DAC18072.2020.9218715"},{"key":"ref_43","doi-asserted-by":"crossref","unstructured":"Chen, J., and Schafer, B.C. (2021, January 1\u20135). Watermarking of Behavioral IPs: A Practical Approach. Proceedings of the 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE), Grenoble, France. Available online: https:\/\/ieeexplore.ieee.org\/document\/9474071\/.","DOI":"10.23919\/DATE51398.2021.9474071"},{"key":"ref_44","doi-asserted-by":"crossref","unstructured":"Badier, H., Pilato, C., Le Lann, J.-C., Coussy, P., and Gogniat, G. (2021, January 1\u20135). Opportunistic IP Birthmarking Using Side Effects of Code Transformations on High-Level Synthesis. Proceedings of the 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE), Grenoble, France. Available online: https:\/\/ieeexplore.ieee.org\/document\/9474200.","DOI":"10.23919\/DATE51398.2021.9474200"},{"key":"ref_45","doi-asserted-by":"crossref","unstructured":"Mo, L., Zhou, Q., Kritikakou, A., and Liu, J. (2022, January 14\u201323). Energy Efficient, Real-Time and Reliable Task Deployment on NoC-Based Multicores with DVFS. Proceedings of the 2022 Design, Automation & Test in Europe Conference & Exhibition (DATE), Antwerp, Belgium. Available online: https:\/\/ieeexplore.ieee.org\/document\/9774667.","DOI":"10.23919\/DATE54114.2022.9774667"},{"key":"ref_46","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3427377","article-title":"Bayesian Optimization for Efficient Accelerator Synthesis","volume":"18","author":"Mehrabi","year":"2021","journal-title":"ACM Trans. Archit. Code Optim."},{"key":"ref_47","doi-asserted-by":"crossref","unstructured":"Zhao, J., Feng, L., Sinha, S., Zhang, W., Liang, Y., and He, B. (2017, January 13\u201316). COMBA: A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications. Proceedings of the 2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), Irvine, CA, USA. Available online: https:\/\/ieeexplore.ieee.org\/document\/8203809.","DOI":"10.1109\/ICCAD.2017.8203809"},{"key":"ref_48","doi-asserted-by":"crossref","first-page":"900","DOI":"10.1109\/TCAD.2022.3185540","article-title":"IronMan-Pro: Multiobjective Design Space Exploration in HLS via Reinforcement Learning and Graph Neural Network-Based Modeling","volume":"42","author":"Wu","year":"2023","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"ref_49","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3511472","article-title":"Sherlock: A Multi-Objective Design Space Exploration Framework","volume":"27","author":"Gautier","year":"2022","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"key":"ref_50","doi-asserted-by":"crossref","unstructured":"Zou, Z., Tang, C., Gong, L., Wang, C., and Zhou, X. (2024, January 2\u20136). FlexWalker: An Efficient Multi-Objective Design Space Exploration Framework for HLS Design. Proceedings of the 2024 34th International Conference on Field-Programmable Logic and Applications (FPL), Gothenburg, Sweden. Available online: https:\/\/ieeexplore.ieee.org\/document\/10705443.","DOI":"10.1109\/FPL64840.2024.00026"},{"key":"ref_51","doi-asserted-by":"crossref","unstructured":"Rashid, M.I., and Schaefer, B.C. (2024, January 25\u201326). VeriPy: A Python-Powered Framework for Parsing Verilog HDL and High-Level Behavioral Analysis of Hardware. Proceedings of the 2024 IEEE 17th Dallas Circuits and Systems Conference (DCAS), Dallas, TX, USA. Available online: https:\/\/ieeexplore.ieee.org\/document\/10539889.","DOI":"10.1109\/DCAS61159.2024.10539889"},{"key":"ref_52","doi-asserted-by":"crossref","unstructured":"Abi-Karam, S., Sarkar, R., Seigler, A., Lowe, S., Wei, Z., Chen, H., Rao, N., John, L., Arora, A., and Hao, C. (2024, January 18\u201319). HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond. Proceedings of the 2024 ACM\/IEEE 6th Symposium on Machine Learning for CAD (MLCAD), Austin, TX, USA. Available online: https:\/\/ieeexplore.ieee.org\/document\/10740213.","DOI":"10.1109\/MLCAD62225.2024.10740213"},{"key":"ref_53","first-page":"11:1","article-title":"CollectiveHLS: A Collaborative Approach to High-Level Synthesis Design Optimization","volume":"18","author":"Ferikoglou","year":"2024","journal-title":"ACM Trans. Reconfigurable Technol. Syst."},{"key":"ref_54","doi-asserted-by":"crossref","first-page":"898","DOI":"10.1109\/TCAD.2018.2834439","article-title":"Are we there yet? A study on the state of high-level synthesis","volume":"38","author":"Lahti","year":"2019","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"ref_55","doi-asserted-by":"crossref","unstructured":"Fort, B., Canis, A., Choi, J., Calagar, N., Lian, R., Hadjis, S., Chen, Y.T., Hall, M., Syrowik, B., and Czajkowski, T. (2014, January 26\u201328). Automating the Design of Processor\/Accelerator Embedded Systems with LegUp High-Level Synthesis. Proceedings of the 2014 12th IEEE International Conference on Embedded and Ubiquitous Computing, Milan, Italy. Available online: https:\/\/ieeexplore.ieee.org\/document\/6962276.","DOI":"10.1109\/EUC.2014.26"},{"key":"ref_56","doi-asserted-by":"crossref","unstructured":"Nane, R., Sima, V.M., Pham Quoc, C., Goncalves, F., and Bertels, K. (2014, January 26\u201328). High-Level Synthesis in the Delft Workbench Hardware\/Software Co-Design Tool-Chain. Proceedings of the 2014 12th IEEE International Conference on Embedded and Ubiquitous Computing, Milan, Italy. Available online: https:\/\/ieeexplore.ieee.org\/document\/6962278.","DOI":"10.1109\/EUC.2014.28"},{"key":"ref_57","unstructured":"AMD-Xilinx (2025, March 31). SDSoC Development Environment Design Hub. Available online: https:\/\/docs.amd.com\/v\/u\/en-US\/dh0057-sdsoc-hub."},{"key":"ref_58","unstructured":"AMD-Xilinx (2025, March 31). SDAccel Development Environment Design Hub. Available online: https:\/\/docs.amd.com\/v\/u\/en-US\/dh0058-sdaccel-hub."},{"key":"ref_59","unstructured":"AMD-Xilinx (2025, March 31). AMD Vitis\u2122 Unified Software Platform. Available online: https:\/\/www.amd.com\/en\/products\/software\/adaptive-socs-and-fpgas\/vitis.html."},{"key":"ref_60","unstructured":"AMD-Xilinx (2025, March 31). Vitis High-Level Synthesis User Guide (UG1399). Available online: https:\/\/docs.amd.com\/r\/2023.1-English\/ug1399-vitis-hls."},{"key":"ref_61","unstructured":"AMD-Xilinx (2025, March 31). AMD Vitis\u2122 HLS. Available online: https:\/\/www.amd.com\/en\/products\/software\/adaptive-socs-and-fpgas\/vitis\/vitis-hls.html."},{"key":"ref_62","unstructured":"AMD-Xilinx (2025, March 31). Xilinx\/Vitis-HLS-Introductory-Examples (GitHub). Available online: https:\/\/github.com\/Xilinx\/Vitis-HLS-Introductory-Examples."},{"key":"ref_63","unstructured":"AMD-Xilinx (2025, March 31). Xilinx\/Vitis_Libraries (GitHub). Available online: https:\/\/github.com\/Xilinx\/Vitis_Libraries."},{"key":"ref_64","doi-asserted-by":"crossref","unstructured":"Vitali, E., Gadioli, D., Ferrandi, F., and Palermo, G. (2021, January 1\u20135). Parametric Throughput Oriented Large Integer Multipliers for High Level Synthesis. Proceedings of the 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE), Grenoble, France. Available online: https:\/\/ieeexplore.ieee.org\/document\/9473908.","DOI":"10.23919\/DATE51398.2021.9473908"},{"key":"ref_65","doi-asserted-by":"crossref","unstructured":"Wu, N., Yang, H., Xie, Y., Li, P., and Hao, C. (2022, January 10\u201314). High-Level Synthesis Performance Prediction Using GNNs: Benchmarking, Modeling, and Advancing. Proceedings of the 59th ACM\/IEEE Design Automation Conference (DAC), San Francisco, CA, USA.","DOI":"10.1145\/3489517.3530408"},{"key":"ref_66","first-page":"242","article-title":"Proposal and quantitative analysis of the chstone benchmark program suite for practical c-based high-level synthesis","volume":"17","author":"Hara","year":"2009","journal-title":"J. Inf. Process."},{"key":"ref_67","doi-asserted-by":"crossref","unstructured":"Ndu, G., Navaridas, J., and Luj\u00e1n, M. (2015, January 12\u201313). CHO: Towards a Benchmark Suite for OpenCL FPGA Accelerators. Proceedings of the 3rd International Workshop on OpenCL (IWOCL \u201915), Oxford, UK.","DOI":"10.1145\/2791321.2791331"},{"key":"ref_68","doi-asserted-by":"crossref","unstructured":"Reagen, B., Adolf, R., Shao, Y.S., Wei, G.Y., and Brooks, D. (2014, January 26\u201328). MachSuite: Benchmarks for Accelerator Design and Customized Architectures. Proceedings of the 2014 IEEE International Symposium on Workload Characterization (IISWC), Raleigh, NC, USA. Available online: https:\/\/ieeexplore.ieee.org\/document\/6983050.","DOI":"10.1109\/IISWC.2014.6983050"},{"key":"ref_69","doi-asserted-by":"crossref","unstructured":"Zhou, Y., Gupta, U., Dai, S., Zhao, R., Srivastava, N., Jin, H., Featherston, J., Lai, Y.-H., Liu, G., and Velasquez, G.A. (2018, January 25\u201327). Rosetta: A Realistic High-Level Synthesis Benchmark Suite for Software Programmable FPGAs. Proceedings of the 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA \u201918), Monterey, CA, USA.","DOI":"10.1145\/3174243.3174255"},{"key":"ref_70","unstructured":"AMD-Xilinx (2025, March 31). Vivado Design Suite: AXI Reference Guide (UG1037). Available online: https:\/\/docs.amd.com\/api\/khub\/documents\/1N~rJgeEMU28Fyv7kWcW6Q\/content?Ft-Calling-App=ft%2Fturnkey-portal&Ft-Calling-App-Version=5.0.70#."},{"key":"ref_71","unstructured":"AMD-Xilinx (2025, March 31). Generating Basic Software Platforms: Reference Guide (UG1138). Available online: https:\/\/docs.amd.com\/v\/u\/en-US\/ug1138-generating-basic-software-platforms."},{"key":"ref_72","unstructured":"AMD-Xilinx (2025, March 31). OS and Libraries Document Collection (UG643). Available online: https:\/\/docs.amd.com\/r\/2020.2-English\/oslib_rm."},{"key":"ref_73","unstructured":"LeCun, Y., and Cortes, C. (2025, March 31). The MNIST Database of Handwritten Digits. Available online: http:\/\/yann.lecun.com\/exdb\/mnist\/."},{"key":"ref_74","doi-asserted-by":"crossref","unstructured":"Zhang, X., Ramachandran, A., Zhuge, C., He, D., Zuo, W., Cheng, Z., Rupnow, K., and Chen, D. (2017, January 13\u201316). Machine Learning on FPGAs to Face the IoT Revolution. Proceedings of the 2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), Irvine, CA, USA. Available online: https:\/\/ieeexplore.ieee.org\/document\/8203862.","DOI":"10.1109\/ICCAD.2017.8203862"},{"key":"ref_75","doi-asserted-by":"crossref","unstructured":"Neshatpour, K., Makrani, H.M., Sasan, A., Ghasemzadeh, H., Rafatirad, S., and Homayoun, H. (May, January 29). Design Space Exploration for Hardware Acceleration of Machine Learning Applications in MapReduce. Proceedings of the 2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), Boulder, CO, USA. Available online: https:\/\/ieeexplore.ieee.org\/document\/8457670.","DOI":"10.1109\/FCCM.2018.00055"},{"key":"ref_76","doi-asserted-by":"crossref","unstructured":"Leipnitz, M.T., and Nazar, G.L. (2019, January 2\u20136). High-Level Synthesis of Resource-Oriented Approximate Designs for FPGAs. Proceedings of the 56th Annual Design Automation Conference (DAC \u201919), Las Vegas, NV, USA.","DOI":"10.1145\/3316781.3317839"},{"key":"ref_77","unstructured":"AMD-Xilinx (2025, March 31). SmartConnect v1.0 LogiCORE IP Product Guide (PG247). Available online: https:\/\/docs.amd.com\/r\/en-US\/pg247-smartconnect\/SmartConnect-v1.0-LogiCORE-IP-Product-Guide."},{"key":"ref_78","first-page":"8991","article-title":"Proficient Design Space Exploration of ZYNQ SoC Using VIVADO Design Suite: Custom Design of High Performance AXI Interface for High Speed Data Transfer between PL and DDR Memory Using Hardware-Software Co-Design","volume":"13","author":"Nayak","year":"2018","journal-title":"Int. J. Appl. Eng. Res."},{"key":"ref_79","doi-asserted-by":"crossref","unstructured":"Sklyarov, V., and Skliarova, I. (2017, January 29\u201331). Exploration of High-Performance Ports in Zynq-7000 Devices with Different Traffic Conditions. Proceedings of the 2017 5th International Conference on Electrical Engineering\u2014Boumerdes (ICEE-B), Boumerdes, Algeria. Available online: https:\/\/ieeexplore.ieee.org\/document\/8192204.","DOI":"10.1109\/ICEE-B.2017.8192204"},{"key":"ref_80","unstructured":"AMD-Xilinx (2025, March 31). Zynq 7000 SoC Technical Reference Manual (UG585). Available online: https:\/\/docs.amd.com\/r\/en-US\/ug585-zynq-7000-SoC-TRM."},{"key":"ref_81","unstructured":"AMD-Xilinx (2025, March 31). Fast Fourier Transform LogiCORE IP Product Guide (PG109). Available online: https:\/\/docs.amd.com\/r\/en-US\/pg109-xfft\/Introduction."}],"container-title":["Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/2073-431X\/14\/5\/189\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,9]],"date-time":"2025-10-09T17:31:39Z","timestamp":1760031099000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/2073-431X\/14\/5\/189"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,13]]},"references-count":81,"journal-issue":{"issue":"5","published-online":{"date-parts":[[2025,5]]}},"alternative-id":["computers14050189"],"URL":"https:\/\/doi.org\/10.3390\/computers14050189","relation":{},"ISSN":["2073-431X"],"issn-type":[{"value":"2073-431X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,5,13]]}}}