{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,18]],"date-time":"2026-01-18T15:16:10Z","timestamp":1768749370823,"version":"3.49.0"},"reference-count":22,"publisher":"MDPI AG","issue":"4","license":[{"start":{"date-parts":[[2016,10,25]],"date-time":"2016-10-25T00:00:00Z","timestamp":1477353600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Computers"],"abstract":"<jats:p>The preamplifier block is crucial in bio-medical signal processing. The power intensive Operational Transconductance Amplifier (OTA) is considered, and the performance of preamplifier is studied. A low noise and low power telescopic OTA is proposed in this work. To reduce the noise contribution in the active load transistors, source degeneration technique is incorporated in the current stealing branch of the OTA. The OTA design optimization is achieved by      g m  \/  I d      methodology, which helps to determine the device geometrical parameters (W\/L ratio). The proposed design was implemented in CMOS 90 nm with bias current and supply voltage of 1.6 \u00b5A and 1.2 V, respectively. The post layout simulation results of the proposed amplifier gave a gain of 62 dB with phase margin 57\u00b0, CMRR 78 dB, input referred noise 3.2 \u00b5Vrms, Noise Efficiency Factor (NEF) 1.86 and power consumption of 1.92 \u00b5W.<\/jats:p>","DOI":"10.3390\/computers5040025","type":"journal-article","created":{"date-parts":[[2016,10,25]],"date-time":"2016-10-25T10:28:49Z","timestamp":1477391329000},"page":"25","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":18,"title":["Low Noise Low Power CMOS Telescopic-OTA for Bio-Medical Applications"],"prefix":"10.3390","volume":"5","author":[{"given":"Bellamkonda","family":"Saidulu","sequence":"first","affiliation":[{"name":"School of Electronics Engineering, VIT University, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arun","family":"Manoharan","sequence":"additional","affiliation":[{"name":"School of Electronics Engineering, VIT University, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kumaravel","family":"Sundaram","sequence":"additional","affiliation":[{"name":"School of Electronics Engineering, VIT University, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"1968","published-online":{"date-parts":[[2016,10,25]]},"reference":[{"key":"ref_1","doi-asserted-by":"crossref","first-page":"958","DOI":"10.1109\/JSSC.2003.811979","article-title":"low-power low-noise CMOS amplifier for neural recording applications","volume":"38","author":"Harrison","year":"2003","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_2","doi-asserted-by":"crossref","unstructured":"Chaturvedi, V., and Amrutur, B. (2011, January 2\u20137). A Low-Noise Low-Power Noise-Adaptive Neural Amplifier in 0.13 um CMOS Technology. Proceedings of the 24th International Conference on VLSI Design, Chennai, India.","DOI":"10.1109\/VLSID.2011.41"},{"key":"ref_3","doi-asserted-by":"crossref","first-page":"479","DOI":"10.1049\/el.2012.0685","article-title":"800 nW 43 nV\/\n        \n          \n\t\t   \n\t\t  \n\t\t  \n            H\n              z\n              \n\t\t\t  \n\t\t\t  \n          \n        \n       neural recording amplifier with enhanced noise efficiency factor","volume":"48","author":"Liu","year":"2012","journal-title":"Electron. Lett."},{"key":"ref_4","unstructured":"Shoaran, M., Pollo, C., Leblebici, Y., and Schmid, A. (September, January 28). Design techniques and analysis of high-resolution neural recording systems targeting epilepsy focus localization. Proceedings of the the IEEE Annual International Conference of Engineering in Medicine and Biology Society (EMBC), San Diego, CA, USA."},{"key":"ref_5","first-page":"927","article-title":"An Ultra low-Power Low-Noise CMOS Biopotential Amplifier for Neural Recording","volume":"62","author":"Yang","year":"2015","journal-title":"IEEE Trans. Circuits Syst. II Express Br."},{"key":"ref_6","doi-asserted-by":"crossref","first-page":"921","DOI":"10.1109\/16.918240","article-title":"1\/f noise in CMOS transistors for analog applications","volume":"48","author":"Nemirovsky","year":"2001","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_7","doi-asserted-by":"crossref","unstructured":"Girardi, A., and Severo, L.C. (2011). Analog CMOS Design Automation Methodologies for Low-Power Applications, InTech.","DOI":"10.5772\/14316"},{"key":"ref_8","doi-asserted-by":"crossref","first-page":"343","DOI":"10.1007\/s10470-015-0535-x","article-title":"Design and analysis of folded cascode OTAs using Gm\/Id methodology based on flicker noise reduction","volume":"83","author":"Akbari","year":"2015","journal-title":"Analog Integr. Circuits Signal Process."},{"key":"ref_9","doi-asserted-by":"crossref","first-page":"327","DOI":"10.1007\/s10470-015-0682-0","article-title":"Systematic design of analog integrated circuits using ant colony algorithm based on noise optimization","volume":"86","author":"Akbari","year":"2016","journal-title":"Analog Integr. Circuits Signal Process."},{"key":"ref_10","unstructured":"Razavi, B. (2002). Design of Analog CMOS Integrated Circuits, McGraw-Hill, Inc.. [1st ed.]."},{"key":"ref_11","doi-asserted-by":"crossref","first-page":"501","DOI":"10.1166\/jolpe.2013.1286","article-title":"A Power Efficient Low Noise Preamplifier for Bio-Medical Applications","volume":"9","author":"Kumaravel","year":"2013","journal-title":"J. Low Power Electron."},{"key":"ref_12","unstructured":"Carusone, T.C., Johns, D., and Martin, K. (2011). Analog Integrated Circuit Design, John Wiley & Sons. [2nd ed.]."},{"key":"ref_13","unstructured":"Layton, K.D. Low Voltage Analog CMOS Architectures and Design Methods. Available online: http:\/\/scholarsarchive.byu.edu\/etd\/1218\/."},{"key":"ref_14","unstructured":"Tsividis, Y., and McAndrew, C. (2011). Operation and Modeling of the MOS Transistor, Oxford University Press."},{"key":"ref_15","unstructured":"Martegani, R.F. An All-Inversion-Region gm\/Id Based Design Methodology for Radio frequency Blocks in Cmos Nanometer Technologies. Available online: http:\/\/digital.csic.es\/bitstream\/10261\/85749\/1\/tesisFiorelli.pdf."},{"key":"ref_16","first-page":"250","article-title":"Electrical modeling of the cell electrode interface for recording neural activity from high-density micro electrode arrays","volume":"73","author":"Joye","year":"2009","journal-title":"Neuro computing"},{"key":"ref_17","doi-asserted-by":"crossref","first-page":"83","DOI":"10.1007\/BF01239381","article-title":"An analytical mos transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications","volume":"8","author":"Enz","year":"1995","journal-title":"Analog Integr. Circuits Signal Process."},{"key":"ref_18","doi-asserted-by":"crossref","first-page":"1392","DOI":"10.1109\/JSSC.2011.2126370","article-title":"A micropower low-noise neural recording front-end circuit for epileptic seizure detection","volume":"51","author":"Qian","year":"2011","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_19","doi-asserted-by":"crossref","first-page":"1584","DOI":"10.1109\/5.542410","article-title":"Circuit techniques for reducing the effects of op-amp imperfections: Autozeroing, correlated double sampling, and chopper stabilization","volume":"84","author":"Enz","year":"1996","journal-title":"Proc. IEEE"},{"key":"ref_20","first-page":"783","article-title":"A gm\/ID based noise optimization for cmos folded-cascode operational amplifier","volume":"61","author":"Ou","year":"2014","journal-title":"IEEE Trans. Circuits Syst. II Express Br."},{"key":"ref_21","doi-asserted-by":"crossref","first-page":"48","DOI":"10.1111\/j.0013-9580.2004.04011.x","article-title":"Laminar analysis of human neocortical interictal spike generation and propagation: Current source density and multiunit analysis in vivo","volume":"45","author":"Ulbert","year":"2004","journal-title":"Epilepsia"},{"key":"ref_22","doi-asserted-by":"crossref","first-page":"832","DOI":"10.1109\/TBME.2004.824126","article-title":"A fully integrated neural recording amplifier with DC input stabilization","volume":"51","author":"Mohseni","year":"2004","journal-title":"IEEE Trans. Bio-Med. Eng."}],"container-title":["Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/2073-431X\/5\/4\/25\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T19:33:52Z","timestamp":1760211232000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/2073-431X\/5\/4\/25"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10,25]]},"references-count":22,"journal-issue":{"issue":"4","published-online":{"date-parts":[[2016,12]]}},"alternative-id":["computers5040025"],"URL":"https:\/\/doi.org\/10.3390\/computers5040025","relation":{},"ISSN":["2073-431X"],"issn-type":[{"value":"2073-431X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,10,25]]}}}