{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,17]],"date-time":"2026-09-17T11:19:25Z","timestamp":1789643965631,"version":"4.0.0"},"reference-count":364,"publisher":"MDPI AG","issue":"2","license":[{"start":{"date-parts":[[2017,4,21]],"date-time":"2017-04-21T00:00:00Z","timestamp":1492732800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Computers"],"abstract":"<jats:p>We review the state-of-the-art in the understanding of planar NAND Flash memory reliability and discuss how the recent move to three-dimensional (3D) devices has affected this field. Particular emphasis is placed on mechanisms developing along the lifetime of the memory array, as opposed to time-zero or technological issues, and the viewpoint is focused on the understanding of the root causes. The impressive amount of published work demonstrates that Flash reliability is a complex yet well-understood field, where nonetheless tighter and tighter constraints are set by device scaling. Three-dimensional NAND have offset the traditional scaling scenario, leading to an improvement in performance and reliability while raising new issues to be dealt with, determined by the newer and more complex cell and array architectures as well as operation modes. A thorough understanding of the complex phenomena involved in the operation and reliability of NAND cells remains vital for the development of future technology nodes.<\/jats:p>","DOI":"10.3390\/computers6020016","type":"journal-article","created":{"date-parts":[[2017,4,21]],"date-time":"2017-04-21T10:59:30Z","timestamp":1492772370000},"page":"16","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":90,"title":["Reliability of NAND Flash Memories: Planar Cells and Emerging Issues in 3D Devices"],"prefix":"10.3390","volume":"6","author":[{"given":"Alessandro","family":"Spinelli","sequence":"first","affiliation":[{"name":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, 20133 Milano, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9820-6709","authenticated-orcid":false,"given":"Christian","family":"Compagnoni","sequence":"additional","affiliation":[{"name":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, 20133 Milano, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0315-514X","authenticated-orcid":false,"given":"Andrea","family":"Lacaita","sequence":"additional","affiliation":[{"name":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, 20133 Milano, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"1968","published-online":{"date-parts":[[2017,4,21]]},"reference":[{"key":"ref_1","unstructured":"Harari, E. (1978). Electrically Erasable Non-Volatile Semiconductor Memory. (4,115,914), U.S. Patent."},{"key":"ref_2","doi-asserted-by":"crossref","unstructured":"Masuoka, F., Asano, M., Iwahashi, H., Komuro, T., and Tanaka, S. (1984, January 9\u201312). A new Flash E2PROM cell using triple polysilicon technology. Proceedings of the 1984 International Electron Devices Meeting, San Francisco, CA, USA.","DOI":"10.1109\/IEDM.1984.190752"},{"key":"ref_3","doi-asserted-by":"crossref","unstructured":"Masuoka, F., Momodomi, M., Iwata, Y., and Shirota, R. (1987, January 6\u20139). New ultra high density EPROM and Flash EEPROM with NAND structure cell. Proceedings of the 1987 International Electron Devices Meeting, New York, NY, USA.","DOI":"10.1109\/IEDM.1987.191485"},{"key":"ref_4","doi-asserted-by":"crossref","unstructured":"Micheloni, R., Marelli, A., and Eshghi, K. (2013). Inside Solid State Drives (SSDs), Springer.","DOI":"10.1007\/978-94-007-5146-0"},{"key":"ref_5","doi-asserted-by":"crossref","first-page":"17E301-1","DOI":"10.1063\/1.4906208","article-title":"Volumetric density trends (TB\/in.3) for storage components: Tape, hard disk drives, NAND, and blu-ray","volume":"117","author":"Fontana","year":"2015","journal-title":"J. Appl. Phys."},{"key":"ref_6","doi-asserted-by":"crossref","unstructured":"Tokutomi, T., Doi, M., Hachiya, S., Kobayashi, A., Tanakamaru, S., and Takeuchi, K. (2015, January 22\u201326). Enterprise-grade 6x fast read and 5x highly reliable SSD with TLC NAND-Flash memory for Big-Data storage. Proceedings of the 2015 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2015.7062965"},{"key":"ref_7","doi-asserted-by":"crossref","unstructured":"Kim, H.J., Lim, J.D., Lee, J.W., Na, D.H., Shin, J.H., Kim, C.H., Yu, S.W., Shin, J.Y., Lee, S.K., and Rajagopal, D. (2015, January 22\u201326). 1 GB\/s 2 Tb NAND Flash multi-chip package with frequency-boosting interface chip. Proceedings of the 2015 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2015.7062964"},{"key":"ref_8","doi-asserted-by":"crossref","unstructured":"Choi, S., Kim, D., Choi, S., Kim, B., Jung, S., Chun, K., Kim, N., Lee, W., Shin, T., and Jin, H. (2014, January 9\u201313). A 93.4 mm2 64 Gb MLC NAND-Flash memory with 16 nm CMOS technology. Proceedings of the 2014 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2014.6757455"},{"key":"ref_9","doi-asserted-by":"crossref","unstructured":"Helm, M., Park, J.K., Ghalam, A., Guo, J., wan Ha, C., Hu, C., Kim, H., Kavalipurapu, K., Lee, E., and Mohammadzadeh, A. (2014, January 9\u201313). A 128 Gb MLC NAND-Flash device using 16 nm planar cell. Proceedings of the 2014 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2014.6757454"},{"key":"ref_10","unstructured":"Lee, S., Lee, J.-Y., Park, I.-H., Park, J., Yun, S.-W., Kim, M.-S., Lee, J.-H., Kim, M., Lee, K., and Kim, T. (February, January 31). A 128 Gb 2b\/cell NAND Flash memory in 14nm technology with tPROG = 640 \u03bcs and 800 MB\/s I\/O rate. Proceedings of the 2014 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA."},{"key":"ref_11","doi-asserted-by":"crossref","unstructured":"Sako, M., Watanabe, Y., Nakajima, T., Sato, J., Muraoka, K., Fujiu, M., Kouno, F., Nakagawa, M., Masuda, M., and Kato, K. (2015, January 22\u201326). A low-power 64 Gb MLC NAND-Flash memory in 15 nm CMOS technology. Proceedings of the 2015 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2015.7062959"},{"key":"ref_12","doi-asserted-by":"crossref","unstructured":"Prall, K., and Parat, K. (2010, January 6\u20138). 25 nm 64 Gb MLC NAND technology and scaling challenges. Proceedings of the 2010 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA.","DOI":"10.1109\/IEDM.2010.5703300"},{"key":"ref_13","doi-asserted-by":"crossref","unstructured":"Goda, A., and Parat, K. (2012, January 10\u201313). Scaling directions for 2D and 3D NAND cells. Proceedings of the 2012 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA.","DOI":"10.1109\/IEDM.2012.6478961"},{"key":"ref_14","unstructured":"Lee, S. (2012, January 20\u201323). Scaling challenges in NAND Flash device toward 10 nm technology. Proceedings of the 2012 4th IEEE International Memory Workshop (IMW), Milan, Italy."},{"key":"ref_15","doi-asserted-by":"crossref","unstructured":"Monzio Compagnoni, C., Goda, A., Spinelli, A.S., Feeley, P., Lacaita, A.L., and Visconti, A. (2017). Reviewing the evolution of the NAND Flash technology. Proc. IEEE.","DOI":"10.1109\/JPROC.2017.2665781"},{"key":"ref_16","doi-asserted-by":"crossref","unstructured":"Endoh, T., Kinoshita, K., Tanigami, T., Wada, Y., Sato, K., Yamada, K., Yokoyama, T., Takeuchi, N., Tanaka, K., and Awaya, N. (2001, January 2\u20135). Novel ultra high density Flash memory with a stacked-surrounding gate transistor (S-SGT) structured cell. Proceedings of the 2001 International Electron Devices Meeting (IEDM\u201901), Washington, DC, USA.","DOI":"10.1109\/IEDM.2001.979396"},{"key":"ref_17","doi-asserted-by":"crossref","unstructured":"Jung, S.M., Jang, J., Cho, W., Cho, H., Jeong, J., Chang, Y., Kim, J., Rah, Y., Son, Y., and Park, J. (2006, January 11\u201313). Three dimensionally stacked NAND Flash memory technology using stacking single crystal Si layers on ILD and TANOS structure for beyond 30 nm node. Proceedings of the 2006 International Electron Devices Meeting (IEDM), San Francisco, CA, USA.","DOI":"10.1109\/IEDM.2006.346902"},{"key":"ref_18","doi-asserted-by":"crossref","unstructured":"Lai, E.K., Lue, H.T., Hsiao, Y.H., Hsieh, J.Y., Lu, C.P., Wang, S.Y., Yang, L.W., Yang, T., Chen, K.C., and Gong, J. (2006, January 11\u201313). A multi-layer stackable thin-film transistor (TFT) NAND-type Flash memory. Proceedings of the 2006 International Electron Devices Meeting (IEDM), San Francisco, CA, USA.","DOI":"10.1109\/IEDM.2006.346903"},{"key":"ref_19","doi-asserted-by":"crossref","unstructured":"Park, K.T., Kim, D., Hwang, S., Kang, M., Cho, H., Jeong, Y., Seo, Y.I., Jang, J., Kim, H.S., and Jung, S.M. (2008, January 3\u20137). A 45 nm 4Gb 3-dimensional double-stacked multi-Level NAND Flash memory with shared bitline structure. Proceedings of the 2008 IEEE International Solid-State Circuits Conference\u2014Digest of Technical Papers, San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2008.4523281"},{"key":"ref_20","doi-asserted-by":"crossref","unstructured":"Tanaka, H., Kido, M., Yahashi, K., Oomura, M., Katsumata, R., Kito, M., Fukuzumi, Y., Sato, M., Nagata, Y., and Matsuoka, Y. (2007, January 12\u201314). Bit cost scalable technology with punch and plug process for ultra high density Flash memory. Proceedings of the 2007 IEEE Symposium on VLSI Technology, Kyoto, Japan.","DOI":"10.1109\/VLSIT.2007.4339708"},{"key":"ref_21","doi-asserted-by":"crossref","unstructured":"Park, K.T., Han, J.M., Kim, D., Nam, S., Choi, K., Kim, M.-S., Kwak, P., Lee, D., Choi, Y.H., and Kang, K.M. (2014, January 9\u201313). Three-dimensional 128Gb MLC vertical NAND Flash-memory with 24-WL stacked layers and 50MB\/s high-speed programming. Proceedings of the 2014 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2014.6757458"},{"key":"ref_22","doi-asserted-by":"crossref","first-page":"204","DOI":"10.1109\/JSSC.2014.2352293","article-title":"Three-dimensional 128 Gb MLC vertical NAND Flash memory with 24-WL stacked layers and 50 MB\/s high-speed programming","volume":"50","author":"Park","year":"2015","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_23","unstructured":"Tanaka, T., Helm, M., Vali, T., Ghodsi, R., Kawai, K., Park, J.K., Yamada, S., Pan, F., Einaga, Y., and Ghalam, A. (February, January 31). A 768Gb 3b\/cell 3D-floating-gate NAND Flash memory. Proceedings of the 2014 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA."},{"key":"ref_24","doi-asserted-by":"crossref","unstructured":"Yamashita, R., Magia, S., Higuchi, T., Yoneya, K., Yamamura, T., Mizukoshi, H., Zaitsu, S., Yamashita, M., Toyama, S., and Kamae, N. (2017, January 5\u20139). A 512Gb 3b\/cell Flash memory on 64-word-line-layer BiCS technology. Proceedings of the 2017 IEEE International Solid- State Circuits Conference (ISSCC), San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2017.7870328"},{"key":"ref_25","doi-asserted-by":"crossref","unstructured":"Kim, C., Cho, J.H., Jeong, W., Park, I.H., Park, H.W., Kim, D.H., Kang, D., Lee, S., Lee, J.S., and Kim, W. (2017, January 5\u20139). A 512 Gb 3b\/cell 64-stacked WL 3D V-NAND Flash memory. Proceedings of the 2017 IEEE International Solid- State Circuits Conference (ISSCC), San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2017.7870331"},{"key":"ref_26","unstructured":"Nishi, Y. (2014). Developments in 3D-NAND Flash technology. Advances in Non-Volatile Memory and Storage Technology, Elsevier. Chapter 2."},{"key":"ref_27","doi-asserted-by":"crossref","unstructured":"Aritome, S. (2015). NAND Flash Memory Technologies, John Wiley & Sons.","DOI":"10.1002\/9781119132639"},{"key":"ref_28","doi-asserted-by":"crossref","unstructured":"Micheloni, R. (2016). 3D Flash Memories, Springer.","DOI":"10.1007\/978-94-017-7512-0"},{"key":"ref_29","doi-asserted-by":"crossref","unstructured":"Lee, J., Jang, J., Lim, J., Shin, Y.G., Lee, K., and Jung, E. (2016, January 3\u20137). A new ruler on the market: 3D-NAND flash for high-density memory and its technology evolution and challenges on the future. Proceedings of the 2016 International Electron Devices Meeting (IEDM), San Francisco, CA, USA.","DOI":"10.1109\/IEDM.2016.7838394"},{"key":"ref_30","doi-asserted-by":"crossref","unstructured":"Brewer, J.E., and Gill, M. (2008). Nonvolatile Memory Technology with Emphasis on Flash, Wiley-IEEE Press.","DOI":"10.1002\/9780470181355"},{"key":"ref_31","doi-asserted-by":"crossref","unstructured":"Micheloni, R., Crippa, L., and Marelli, A. (2010). Inside NAND Flash Memories, Springer.","DOI":"10.1007\/978-90-481-9431-5"},{"key":"ref_32","doi-asserted-by":"crossref","first-page":"1248","DOI":"10.1109\/5.622505","article-title":"Flash memory cells\u2014An overview","volume":"85","author":"Pavan","year":"1997","journal-title":"Proc. IEEE"},{"key":"ref_33","unstructured":"Aritome, S., Satoh, S., Maruyama, T., Watanabe, H., Shuto, S., Hemink, G.J., Shirota, R., Watanabe, S., and Masuoka, F. (1994, January 11\u201314). A 0.67 \u03bcm2 self-aligned shallow trench isolation cell (SA-STI cell) for 3 V-only 256 Mbit NAND EEPROMs. Proceedings of the 1994 International Electron Devices Meeting (IEDM), San Francisco, CA, USA."},{"key":"ref_34","doi-asserted-by":"crossref","unstructured":"Naso, G., Botticchio, L., Castelli, M., Cerafogli, C., Cichocki, M., Conenna, P., D\u2019Alessandro, A., Santis, L.D., Di Cicco, D., and Di Francesco, W. (2013, January 17\u201321). A 128 Gb 3 b\/cell NAND Flash design using 20 nm planar-cell technology. Proceedings of the 2013 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2013.6487707"},{"key":"ref_35","unstructured":"Bauer, M., Alexis, R., Atwood, G., Baltar, B., Fazio, A., Frary, K., Hensel, M., Ishac, M., Javanifard, J., and Landgraf, M. (1995, January 15\u201317). A Multilevel-cell 32 Mb Flash memory. Proceedings of the 1995 IEEE International Solid-State Circuits Conference, San Francisco, CA, USA."},{"key":"ref_36","doi-asserted-by":"crossref","first-page":"1575","DOI":"10.1109\/JSSC.1996.542301","article-title":"A 117-mm23.3-V only 128-Mb multilevel NAND Flash memory for mass storage applications","volume":"31","author":"Jung","year":"1996","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_37","doi-asserted-by":"crossref","first-page":"929","DOI":"10.1109\/JSSC.2008.917559","article-title":"A 70 nm 16 Gb 16-level-cell NAND flash memory","volume":"43","author":"Shibata","year":"2008","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_38","unstructured":"Nishi, Y. (2014). Multi-bit NAND Flash memories for ultra-high density storage devices. Advances in Non-Volatile Memory and Storage Technology, Woodhead Publishing. Chapter 3."},{"key":"ref_39","unstructured":"Aritome, S., Shirota, R., Kirisawa, R., Endoh, T., Nakayama, R., Sakui, K., and Masuoka, F. (1990, January 9\u201312). A reliable bi-polarity write\/erase technology in Flash EEPROMs. Proceedings of the 1990 International Electron Devices Meeting (IEDM), San Francisco, CA, USA."},{"key":"ref_40","unstructured":"Hemink, G.J., Tanaka, T., Endoh, T., Aritome, S., and Shirota, R. (1995, January 6\u20138). Fast and accurate programming method for multi-level NAND EEPROMs. Proceedings of the 1995 Symposium on VLSI Technology\u2014Digest of Technical Papers, Kyoto, Japan."},{"key":"ref_41","doi-asserted-by":"crossref","unstructured":"Micheloni, R., Marelli, A., and Ravasio, R. (2008). Error-Correction Codes for Non-Volatile Memories, Springer.","DOI":"10.1007\/978-3-540-79078-5_7"},{"key":"ref_42","unstructured":"Zhao, K., Zhao, W., Sun, H., Zhang, T., Zhang, X., and Zheng, N. (2013, January 12\u201315). LDPC-in-SSD: Making advanced error correction codes work effectively in solid state drives. Proceedings of the 11th USENIX Conference on File and Storage Technologies, San Jose, CA, USA."},{"key":"ref_43","doi-asserted-by":"crossref","first-page":"880","DOI":"10.1109\/JSAC.2014.140508","article-title":"Enhanced precision through multiple reads for LDPC decoding in Flash memories","volume":"32","author":"Wang","year":"2014","journal-title":"IEEE J. Sel. Areas Commun."},{"key":"ref_44","unstructured":"Lin, W., Yen, S.W., Hsu, Y.C., Lin, Y.H., Liang, L.C., Wang, T.C., Shih, P.Y., Lai, K.H., Cheng, K.Y., and Chang, C.Y. (2014, January 9\u201312). A low power and ultra high reliability LDPC error correction engine with digital signal processing for embedded NAND Flash controller in 40nm CMOS. Proceedings of the 2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers, Honolulu, HI, USA."},{"key":"ref_45","doi-asserted-by":"crossref","first-page":"870","DOI":"10.1109\/JSAC.2014.140507","article-title":"Structured bit-interleaved LDPC codes for MLC Flash memory","volume":"32","author":"Haymaker","year":"2014","journal-title":"IEEE J. Sel. Areas Commun."},{"key":"ref_46","doi-asserted-by":"crossref","first-page":"1164","DOI":"10.1109\/TCOMM.2014.021514.130287","article-title":"Block-wise concatenated BCH codes for NAND Flash memories","volume":"62","author":"Cho","year":"2014","journal-title":"IEEE Trans. Commun."},{"key":"ref_47","doi-asserted-by":"crossref","unstructured":"Kim, D., and Ha, J. (2014, January 2\u20135). Quasi-primitive block-wise concatenated BCH codes for NAND Flash memories. Proceedings of the 2014 IEEE Information Theory Workshop (ITW), Hobart, Australia.","DOI":"10.1109\/ITW.2014.6970904"},{"key":"ref_48","doi-asserted-by":"crossref","unstructured":"Spinner, J., Rajab, M., and Freudenberger, J. (2016, January 11\u201314). Construction of high-rate generalized concatenated codes for applications in non-volatile Flash memories. Proceedings of the 2016 IEEE Information Theory Workshop (ITW), Cambridge, UK.","DOI":"10.1109\/IMW.2016.7493571"},{"key":"ref_49","doi-asserted-by":"crossref","first-page":"3585","DOI":"10.1109\/TCOMM.2016.2590428","article-title":"A soft input decoding algorithm for generalized concatenated codes","volume":"64","author":"Spinner","year":"2016","journal-title":"IEEE Trans. Commun."},{"key":"ref_50","unstructured":"Garvin, P.K., and Stanard, H.D. (2001). Method and System for Managing Bad Areas in Flash Memories. (6,260,156 B1), U.S. Patent."},{"key":"ref_51","doi-asserted-by":"crossref","unstructured":"Verma, G., and Mielke, N. (1988, January 12\u201314). Reliability performance of ETOX based Flash memories. Proceedings of the 26th Annual Proceedings, International Reliability Physics Symposium, Monterey, CA, USA.","DOI":"10.1109\/IRPS.1988.362216"},{"key":"ref_52","doi-asserted-by":"crossref","first-page":"776","DOI":"10.1109\/5.220908","article-title":"Reliability issues of Flash memory cells","volume":"81","author":"Aritome","year":"1993","journal-title":"Proc. IEEE"},{"key":"ref_53","doi-asserted-by":"crossref","unstructured":"Cappelletti, P., Golla, C., Olivo, P., and Zanoni, E. (1999). Flash memory reliability. Flash Memories, Kluwer.","DOI":"10.1007\/978-1-4615-5015-0"},{"key":"ref_54","unstructured":"Tao, G., Valk, H., Scarpa, A., van Marwijk, L., Kuper, F.G., Dormans, G.J.M., and Verhaar, R.D.J. (2001, January 12\u201315). Reliability aspects of advanced embedded floating-gate non-volatile memories with uniform channel FN tunneling for both program and erase. Proceedings of the Non-Volatile Semiconductor Memory Workshop, Monterey, CA, USA."},{"key":"ref_55","unstructured":"Cappelletti, P., Bez, R., Modelli, A., and Visconti, A. (2004, January 13\u201315). What we have learned on Flash memory reliability in the last ten years. Proceedings of the 2004 International Electron Devices Meeting (IEDM), San Francisco, CA, USA."},{"key":"ref_56","doi-asserted-by":"crossref","first-page":"321","DOI":"10.1016\/j.mee.2005.04.085","article-title":"Recent developments on Flash memory reliability","volume":"80C","author":"Ielmini","year":"2005","journal-title":"Microelectron. Eng."},{"key":"ref_57","unstructured":"Monzio Compagnoni, C., Spinelli, A.S., Lacaita, A.L., Ghetti, A., and Visconti, A. (2012). Emerging constraints on NAND Flash memory reliability. Nonvolatile Memories: Materials, Devices and Applications, American Scientific Publishers."},{"key":"ref_58","doi-asserted-by":"crossref","unstructured":"Micheloni, R., Marelli, A., and Eshghi, K. (2013). SSD reliability. Inside Solid-State Drives (SSD)s, Springer. Chapter 8.","DOI":"10.1007\/978-94-007-5146-0"},{"key":"ref_59","unstructured":"Park, Y., Lee, J., Cho, S.S., Jin, G., and Jung, E. (2014, January 1\u20135). Scaling and reliability of NAND Flash devices. Proceedings of the 2014 IEEE International Reliability Physics Symposium (IRPS), Waikoloa, HI, USA."},{"key":"ref_60","unstructured":"Mielke, N., Marquart, T., Wu, N., Kessenich, J., Belgal, H., Schares, E., Trivedi, F., Goodness, E., and Nevill, L.R. (May, January 27). Bit error rate in NAND Flash memories. Proceedings of the IEEE International Reliability Physics Symposium, Phoenix, AZ, USA."},{"key":"ref_61","doi-asserted-by":"crossref","unstructured":"Meza, J., Wu, Q., Kumar, S., and Mutlu, O. (2015, January 15\u201319). A large-scale study of Flash memory failures in the field. Proceedings of the ACM SIGMETRICS\u2014International Conference on Measurement and Modeling of Computer Systems, Portland, OR, USA.","DOI":"10.1145\/2745844.2745848"},{"key":"ref_62","unstructured":"Schroeder, B., Lagisetty, R., and Merchant, A. (2016, January 22\u201325). Flash reliability in production: the expected and the unexpected. Proceedings of the 14th USENIX Conference on File and Storage Technologies (FAST\u201916), Santa Clara, CA, USA."},{"key":"ref_63","doi-asserted-by":"crossref","first-page":"110","DOI":"10.1109\/TDMR.2004.824360","article-title":"Effects of interface trap generation and annihilation on the data retention characteristics of Flash memory cells","volume":"4","author":"Lee","year":"2004","journal-title":"IEEE Trans. Device Mater. Reliab."},{"key":"ref_64","doi-asserted-by":"crossref","first-page":"3491","DOI":"10.1063\/1.329126","article-title":"Positive and negative charging of thermally-grown SiO2 induced by Fowler-Nordheim emission","volume":"52","author":"Itsumi","year":"1981","journal-title":"J. Appl. Phys."},{"key":"ref_65","doi-asserted-by":"crossref","first-page":"559","DOI":"10.1063\/1.329919","article-title":"Behavior of the Si\/SiO2 interface observed by Fowler-Nordheim tunneling","volume":"53","author":"Maserjian","year":"1982","journal-title":"J. Appl. Phys."},{"key":"ref_66","doi-asserted-by":"crossref","first-page":"743","DOI":"10.1116\/1.571448","article-title":"Observation of positively charged state generation near the Si\/SiO2 interface during Fowler-Nordheim tunneling","volume":"20","author":"Maserjian","year":"1982","journal-title":"J. Vac. Sci. Technol."},{"key":"ref_67","doi-asserted-by":"crossref","first-page":"2540","DOI":"10.1063\/1.332323","article-title":"Interface trap generation in silicon dioxide when electrons are captured by trapped holes","volume":"54","author":"Lai","year":"1983","journal-title":"J. Appl. Phys."},{"key":"ref_68","doi-asserted-by":"crossref","first-page":"5267","DOI":"10.1063\/1.332755","article-title":"Electron trapping\/detrapping within thin SiO2 films in the high field tunneling regime","volume":"54","author":"Olivo","year":"1983","journal-title":"J. Appl. Phys."},{"key":"ref_69","doi-asserted-by":"crossref","first-page":"4544","DOI":"10.1063\/1.338388","article-title":"Electron-trap generation by recombination of electrons and holes in SiO2","volume":"61","author":"Chen","year":"1987","journal-title":"J. Appl. Phys."},{"key":"ref_70","doi-asserted-by":"crossref","unstructured":"Euzent, B., Jeng, C., Lee, J., and Boruta, N. (1981, January 7\u20139). Reliability aspects of a floating gate E2PROM. Proceedings of the IEEE International Reliability Physics Symposium (IRPS), Orlando, FL, USA.","DOI":"10.1109\/IRPS.1981.362965"},{"key":"ref_71","doi-asserted-by":"crossref","first-page":"1663","DOI":"10.1109\/16.34229","article-title":"Degradation of tunnel-oxide floating-gate EEPROM devices and the correlation with high field-current-induced degradation of thin gate oxides","volume":"36","author":"Witters","year":"1989","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_72","doi-asserted-by":"crossref","first-page":"1361","DOI":"10.1109\/16.678579","article-title":"Degradation of thin tunnel gate oxide under constant Fowler-Nordheim current stress for a Flash EEPROM","volume":"45","author":"Park","year":"1998","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_73","doi-asserted-by":"crossref","unstructured":"Oyama, K., Shirai, H., Kodama, N., Kanamori, K., Saitoh, K., Hisamune, Y.S., and Okazawa, T. (1992, January 13\u201316). A novel erasing technology for 3.3 V Flash memory with 64 Mb capacity and beyond. Proceedings of the 1992 International Electron Devices Meeting (IEDM), San Francisco, CA, USA.","DOI":"10.1109\/IEDM.1992.307434"},{"key":"ref_74","doi-asserted-by":"crossref","unstructured":"Fayrushin, A., Seol, K., Na, J., Hur, S., Choi, J., and Kim, K. (2009, January 7\u20139). The new program\/erase cycling degradation mechanism of NAND Flash memory devices. Proceedings of the 2009 International Electron Devices Meeting (IEDM), Baltimore, MD, USA.","DOI":"10.1109\/IEDM.2009.5424213"},{"key":"ref_75","doi-asserted-by":"crossref","first-page":"2031","DOI":"10.1109\/TED.2013.2256789","article-title":"Unified endurance degradation model of floating gate NAND Flash memory","volume":"60","author":"Fayrushin","year":"2013","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_76","doi-asserted-by":"crossref","first-page":"114","DOI":"10.1109\/TED.2014.2366116","article-title":"New method to analyze the shift of floating gate charge and generated tunnel oxide trapped charge profile in NAND Flash memory by program\/erase endurance","volume":"62","author":"Shirota","year":"2015","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_77","doi-asserted-by":"crossref","unstructured":"Micheloni, R., Marelli, A., and Eshghi, K. (2013). Efficient wear leveling in NAND Flash memory. Inside Solid State Drives (SSDs), Springer.","DOI":"10.1007\/978-94-007-5146-0"},{"key":"ref_78","doi-asserted-by":"crossref","first-page":"228","DOI":"10.1103\/PhysRevLett.52.228","article-title":"Discrete resistance switching in submicrometer silicon inversion layers: individual interface traps and low-frequency (1\/f?) noise","volume":"52","author":"Ralls","year":"1984","journal-title":"Phys. Rev. Lett."},{"key":"ref_79","doi-asserted-by":"crossref","first-page":"367","DOI":"10.1080\/00018738900101122","article-title":"Noise in solid-state microstructures: a new perspective on individual defects, interface states and low-frequency (1\/f) noise","volume":"38","author":"Kirton","year":"1989","journal-title":"Adv. Phys."},{"key":"ref_80","unstructured":"Hung, K.K., Ko, P.K., Hu, C., and Cheng, Y.C. (1988, January 11\u201314). Flicker noise characterization of advanced MOS technologies. Proceedings of the 1988 International Electron Devices Meeting (IEDM), San Francisco, CA, USA."},{"key":"ref_81","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/55.46938","article-title":"Random telegraph noise of deep-submicrometer MOSFET\u2019s","volume":"11","author":"Hung","year":"1990","journal-title":"IEEE Electron Device Lett."},{"key":"ref_82","doi-asserted-by":"crossref","first-page":"200","DOI":"10.1063\/1.347116","article-title":"Observation of random telegraph signals: anomalous nature of defects at the Si\/SiO2 interface","volume":"68","author":"Ohata","year":"1990","journal-title":"J. Appl. Phys."},{"key":"ref_83","unstructured":"Shi, Z.M., Mieville, J.P., Barrier, J., and Dutoit, M. (1991, January 8\u201311). Low frequency noise and quantum transport in 0.1 \u03bcm n-MOSFET\u2019s. Proceedings of the 1991 International Electron Devices Meeting (IEDM), Washington, DC, USA."},{"key":"ref_84","doi-asserted-by":"crossref","first-page":"273","DOI":"10.1109\/55.82058","article-title":"Hot-electron-induced traps studied through the random telegraph noise","volume":"12","author":"Fang","year":"1991","journal-title":"IEEE Electron Device Lett."},{"key":"ref_85","doi-asserted-by":"crossref","first-page":"422","DOI":"10.1109\/16.121702","article-title":"Explaining the amplitude of RTS noise in submicrometer MOSFET\u2019s","volume":"39","author":"Simoen","year":"1992","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_86","doi-asserted-by":"crossref","first-page":"504","DOI":"10.1109\/55.338418","article-title":"Channel length dependence of random telegraph signal in sub-micron MOSFET\u2019s","volume":"15","author":"Tsai","year":"1994","journal-title":"IEEE Electron Device Lett."},{"key":"ref_87","doi-asserted-by":"crossref","first-page":"8346","DOI":"10.1103\/PhysRevB.37.8346","article-title":"Anomalous telegraph noise in small-area silicon metal-oxide- semiconductor field-effect transistors","volume":"37","author":"Uren","year":"1988","journal-title":"Phys. Rev. B"},{"key":"ref_88","doi-asserted-by":"crossref","first-page":"1116","DOI":"10.1088\/0268-1242\/4\/12\/013","article-title":"Individual defects at the Si:SiO2 interface","volume":"4","author":"Kirton","year":"1989","journal-title":"Semicond. Sci. Technol."},{"key":"ref_89","doi-asserted-by":"crossref","first-page":"L2057","DOI":"10.1143\/JJAP.28.2057","article-title":"Existence of double-charged oxide traps in submicron MOSFET\u2019s","volume":"28","author":"Nakamura","year":"1989","journal-title":"Jpn. J. Appl. Phys."},{"key":"ref_90","doi-asserted-by":"crossref","unstructured":"Tega, N., Miki, H., Osabe, T., Kotabe, A., Otsuga, K., Kurata, H., Kamohara, S., Tokami, K., Ikeda, Y., and Yamada, R. (2006, January 11\u201313). Anomalously large threshold voltage fluctuation by complex random telegraph signal in floating gate Flash memory. Proceedings of the 2006 International Electron Devices Meeting (IEDM), San Francisco, CA, USA.","DOI":"10.1109\/IEDM.2006.346821"},{"key":"ref_91","doi-asserted-by":"crossref","first-page":"1114","DOI":"10.1109\/LED.2007.909835","article-title":"Giant random telegraph signals in nanoscale floating-gate devices","volume":"28","author":"Fantini","year":"2007","journal-title":"IEEE Electron Device Lett."},{"key":"ref_92","unstructured":"Tega, N., Miki, H., Yamaoka, M., Kume, H., Mine, T., Ishida, T., Mori, Y., Yamada, R., and Torii, K. (May, January 27). Impact of threshold voltage fluctuation due to random telegraph noise on scaled-down SRAM. Proceedings of the IEEE International Reliability Physics Symposium (IRPS), Phoenix, AZ, USA."},{"key":"ref_93","unstructured":"Toh, S.O., Tsukamoto, Y., Guo, Z., Jones, L., King Liu, T.J., and Nikolic, B. (2009, January 7\u20139). Impact of random telegraph signals on Vmin in 45 nm SRAM. Proceedings of the 2009 International Electron Devices Meeting (IEDM), Baltimore, MD, USA."},{"key":"ref_94","doi-asserted-by":"crossref","unstructured":"Tanizawa, M., Ohbayashi, S., Okagaki, T., Sonoda, K., Eikyu, K., Hirano, Y., Ishikawa, K., Tsuchiya, O., and Inoue, Y. (2010, January 15\u201317). Application of a statistical compact model for random telegraph noise to scaled-SRAM Vmin analysis. Proceedings of the 2010 Symposium on VLSI Technology (VLSI-Technology), Honolulu, HI, USA.","DOI":"10.1109\/VLSIT.2010.5556184"},{"key":"ref_95","unstructured":"Kurata, H., Otsuga, K., Kotabe, A., Kajiyama, S., Osabe, T., Sasago, Y., Narumi, S., Tokami, K., Kamohara, S., and Tsuchiya, O. (2006, January 13\u201315). The impact of random telegraph signals on the scaling of multilevel Flash memories. Proceedings of the 2006 Symposium on VLSI Technology (VLSI-Technology), Honolulu, HI, USA."},{"key":"ref_96","doi-asserted-by":"crossref","unstructured":"Gusmeroli, R., Monzio Compagnoni, C., Riva, A., Spinelli, A.S., Lacaita, A.L., Bonanomi, M., and Visconti, A. (2006, January 11\u201313). Defects spectroscopy in SiO2 by statistical random telegraph noise analysis. Proceedings of the 2006 International Electron Devices Meeting (IEDM), San Francisco, CA, USA.","DOI":"10.1109\/IEDM.2006.346819"},{"key":"ref_97","doi-asserted-by":"crossref","first-page":"1362","DOI":"10.1109\/JSSC.2007.897158","article-title":"Random telegraph signal in Flash memory: Its impact on scaling of multilevel Flash memory beyond the 90-nm node","volume":"42","author":"Kurata","year":"2007","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_98","doi-asserted-by":"crossref","unstructured":"Fukuda, K., Shimizu, Y., Amemiya, K., Kamoshida, M., and Hu, C. (2007, January 10\u201312). Random telegraph noise in Flash memories\u2014Model and technology scaling. Proceedings of the 2007 International Electron Devices Meeting (IEDM), Washington, DC, USA.","DOI":"10.1109\/IEDM.2007.4418893"},{"key":"ref_99","doi-asserted-by":"crossref","unstructured":"Miki, H., Osabe, T., Tega, N., Kotabe, A., Kurata, H., Tokami, K., Ikeda, Y., Kamohara, S., and Yamada, R. (2007, January 15\u201319). Quantitative analysis of random telegraph signals as fluctuations of threshold voltages in scaled Flash memory cells. Proceedings of the IEEE International Reliability Physics Symposium (IRPS), Phoenix, AZ, USA.","DOI":"10.1109\/RELPHY.2007.369864"},{"key":"ref_100","doi-asserted-by":"crossref","first-page":"937","DOI":"10.1063\/1.343523","article-title":"A physical model for random telegraph signal currents in semiconductor devices","volume":"62","author":"Kandiah","year":"1989","journal-title":"J. Appl. Phys."},{"key":"ref_101","doi-asserted-by":"crossref","first-page":"4178","DOI":"10.1063\/1.361785","article-title":"Conductance modulation of submicrometer metal-oxide-semiconductor field effect transistors by single-electron trapping","volume":"79","author":"Mueller","year":"1996","journal-title":"J. Appl. Phys."},{"key":"ref_102","doi-asserted-by":"crossref","first-page":"2192","DOI":"10.1103\/PhysRevLett.75.2192","article-title":"Dynamic percolation model of conductance fluctuations in hydrogenated amorphous silicon","volume":"75","author":"Lust","year":"1995","journal-title":"Phys. Rev. Lett."},{"key":"ref_103","doi-asserted-by":"crossref","first-page":"2181","DOI":"10.1063\/1.321863","article-title":"Theory of the carrier-density fluctuations in an IGFET near threshold","volume":"46","author":"Brews","year":"1975","journal-title":"J. Appl. Phys."},{"key":"ref_104","doi-asserted-by":"crossref","first-page":"60","DOI":"10.1016\/0039-6028(76)90113-8","article-title":"Conduction mechanisms in bandtails at the Si-SiO2 interface","volume":"58","author":"Arnold","year":"1976","journal-title":"Surf. Sci."},{"key":"ref_105","unstructured":"Wong, H.S., and Taur, Y. (1993, January 5\u20138). Three-dimensional \u201catomistic\u201d simulation of discrete random dopant distribution effects in sub-0.1 \u03bcm MOSFET\u2019s. Proceedings of the 1993 International Electron Devices Meeting (IEDM), Washington, DC, USA."},{"key":"ref_106","doi-asserted-by":"crossref","first-page":"2505","DOI":"10.1109\/16.735728","article-title":"Random dopant induced threshold voltage lowering and fluctuations in sub-0.1\u03bcm MOSFET\u2019s: A 3-D \u201catomistic\u201d simulation study","volume":"45","author":"Asenov","year":"1998","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_107","doi-asserted-by":"crossref","first-page":"1558","DOI":"10.1109\/43.806802","article-title":"Hierarchical approach to \u201catomistic\u201d 3-D MOSFET simulation","volume":"18","author":"Asenov","year":"1999","journal-title":"IEEE Trans. Comput.-Aided Des."},{"key":"ref_108","doi-asserted-by":"crossref","first-page":"1718","DOI":"10.1109\/16.777162","article-title":"Suppression of random dopant-induced threshold voltage fluctuations in sub-0.1\u03bcm MOSFET\u2019s with epitaxial and \u03b4-doped channels","volume":"46","author":"Asenov","year":"1999","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_109","doi-asserted-by":"crossref","first-page":"901","DOI":"10.1016\/S0038-1101(98)00105-1","article-title":"On the anomalous behavior of the relative amplitude of RTS noise","volume":"42","author":"Vandamme","year":"1998","journal-title":"Solid-State Electron."},{"key":"ref_110","unstructured":"Asenov, A., Balasubramaniam, R., Brown, A.R., Davies, J.H., and Saini, S. (2000, January 10\u201313). Random telegraph signal amplitudes in sub 100 nm (decanano) MOSFETs: A 3D \u201catomistic\u201d simulation study. Proceedings of the 2000 International Electron Devices Meeting (IEDM), San Francisco, CA, USA."},{"key":"ref_111","doi-asserted-by":"crossref","first-page":"839","DOI":"10.1109\/TED.2003.811418","article-title":"RTS amplitudes in decananometer MOSFETs: 3-D simulation study","volume":"50","author":"Asenov","year":"2003","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_112","unstructured":"Ghetti, A., Bonanomi, M., Monzio Compagnoni, C., Spinelli, A.S., Lacaita, A.L., and Visconti, A. (May, January 27). Physical modeling of single-trap RTS statistical distribution in Flash memories. Proceedings of the IEEE International Reliability Physics Symposium (IRPS), Phoenix, AZ, USA."},{"key":"ref_113","doi-asserted-by":"crossref","first-page":"1746","DOI":"10.1109\/TED.2009.2024031","article-title":"Comprehensive analysis of random telegraph noise instability and its scaling in deca-nanometer Flash memories","volume":"56","author":"Ghetti","year":"2009","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_114","doi-asserted-by":"crossref","first-page":"339","DOI":"10.1109\/TNANO.2005.846929","article-title":"Impact of single charge trapping nano- MOSFETs\u2014Electrostatics versus transport effects","volume":"4","author":"Alexander","year":"2005","journal-title":"IEEE Trans. Nanotechnol."},{"key":"ref_115","doi-asserted-by":"crossref","first-page":"733","DOI":"10.1016\/j.sse.2004.10.012","article-title":"Impact of scattering in \u201catomistic\u201d device simulations","volume":"49","author":"Alexander","year":"2005","journal-title":"Solid-State Electron."},{"key":"ref_116","doi-asserted-by":"crossref","first-page":"2418","DOI":"10.1109\/TED.2010.2062517","article-title":"Hierarchical simulation of statistical variability: from 3-D MC with \u201cab initio\u201d ionized impurity scattering to statistical compact models","volume":"57","author":"Kovac","year":"2010","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_117","doi-asserted-by":"crossref","unstructured":"Kovac, U., Alexander, C., and Asenov, A. (2010, January 27\u201329). Statistical estimation of electrostatic and transport contributions to device parameter variation. Proceedings of the International Workshop on Computational Electronics (IWCE), Pisa, Italy.","DOI":"10.1109\/IWCE.2010.5677971"},{"key":"ref_118","doi-asserted-by":"crossref","first-page":"7959","DOI":"10.1103\/PhysRevB.35.7959","article-title":"Macroscopic physics of the silicon inversion layer","volume":"35","author":"Ancona","year":"1987","journal-title":"Phys. Rev. B"},{"key":"ref_119","doi-asserted-by":"crossref","first-page":"2310","DOI":"10.1109\/16.887013","article-title":"Density-gradient analysis of MOS tunneling","volume":"47","author":"Ancona","year":"2000","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_120","doi-asserted-by":"crossref","first-page":"722","DOI":"10.1109\/16.915703","article-title":"Increase in the random dopant induced threshold fluctuations and lowering in sub-100 nm MOSFETs due to quantum effects: A 3-D density-gradient simulation study","volume":"48","author":"Asenov","year":"2001","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_121","doi-asserted-by":"crossref","unstructured":"Ghetti, A., Monzio Compagnoni, C., Biancardi, F., Lacaita, A.L., Beltrami, S., Chiavarone, L., Spinelli, A.S., and Visconti, A. (2008, January 15\u201317). Scaling trends for random telegraph noise in deca-nanometer Flash memories. Proceedings of the 2008 International Electron Devices Meeting (IEDM), San Francisco, CA, USA.","DOI":"10.1109\/IEDM.2008.4796827"},{"key":"ref_122","doi-asserted-by":"crossref","first-page":"388","DOI":"10.1109\/TED.2007.910605","article-title":"Statistical model for random telegraph noise in Flash memories","volume":"55","author":"Gusmeroli","year":"2008","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_123","doi-asserted-by":"crossref","first-page":"941","DOI":"10.1109\/LED.2008.2000964","article-title":"Cycling effect on the random telegraph noise instabilities of NOR and NAND Flash arrays","volume":"29","author":"Spinelli","year":"2008","journal-title":"IEEE Electron Device Lett."},{"key":"ref_124","doi-asserted-by":"crossref","first-page":"2598","DOI":"10.1143\/JJAP.47.2598","article-title":"Investigation of the random telegraph noise instability in scaled Flash memory arrays","volume":"47","author":"Spinelli","year":"2008","journal-title":"Jpn. J. Appl. Phys."},{"key":"ref_125","doi-asserted-by":"crossref","unstructured":"Seidel, K., Hoffmann, R., L\u00f6hr, D.A., Melde, T., Czernohorsky, M., Paul, J., Beug, M.F., and Beyer, V. (2009, January 25\u201328). Analysis of trap mechanisms responsible for random telegraph noise and erratic programming on sub-50 nm floating gate flash memories. Proceedings of the 2009 10th Annual Non-Volatile Memory Technology Symposium (NVMTS), Portland, OR, USA.","DOI":"10.1109\/NVMT.2009.5429788"},{"key":"ref_126","doi-asserted-by":"crossref","unstructured":"Kwon, W., Song, Y.H., Cai, Y., Ryu, W., Jang, Y., Shin, S., Jun, J., Lee, S.A., Park, C.K., and Lee, W.S. (2008, January 11\u201314). 3-D channel structure Flash having short channel effect immunity and low random telegraph noise. Proceedings of the 2008 10th Annual Non-Volatile Memory Technology Symposium (NVMTS), Pacific Grove, CA, USA.","DOI":"10.1109\/NVSMW.2008.11"},{"key":"ref_127","doi-asserted-by":"crossref","first-page":"2107","DOI":"10.1109\/TED.2009.2026116","article-title":"Shallow trench isolation edge effect on random telegraph signal noise and implications for Flash memory","volume":"56","author":"Wang","year":"2009","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_128","doi-asserted-by":"crossref","unstructured":"Lee, C.H., Yang, I.C., Lee, C., Cheng, C.H., Chong, L.H., Chen, K.F., Huang, J.S., Ku, S.H., Zous, N.K., and Huang, I.J. (2011, January 10\u201314). Junction optimization for Reliability issues in floating gate NAND Flash cells. Proceedings of the IEEE International Reliability Physics Symposium (IRPS), Monterey, CA, USA.","DOI":"10.1109\/IRPS.2011.5784549"},{"key":"ref_129","doi-asserted-by":"crossref","first-page":"999","DOI":"10.1109\/LED.2011.2152362","article-title":"Tunnel oxide nitridation effect on the evolution of Vt instabilities (RTS\/QED) and defect characterization for sub-40 nm Flash memory","volume":"32","author":"Kim","year":"2011","journal-title":"IEEE Electron Device Lett."},{"key":"ref_130","doi-asserted-by":"crossref","first-page":"1185","DOI":"10.1109\/LED.2011.2159573","article-title":"Extreme short-channel effect on RTS and inverse scaling behavior: source\u2013drain implantation effect in 25-nm NAND Flash memory","volume":"32","author":"Kim","year":"2011","journal-title":"IEEE Electron Dev. Lett."},{"key":"ref_131","doi-asserted-by":"crossref","first-page":"309","DOI":"10.1109\/TED.2011.2175399","article-title":"Impact of nonuniform doping on random telegraph noise in Flash memory devices","volume":"59","author":"Ghetti","year":"2012","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_132","doi-asserted-by":"crossref","first-page":"2774","DOI":"10.1109\/TED.2012.2208224","article-title":"Impact of cell shape on random telegraph noise in decananometer Flash memories","volume":"59","author":"Amoroso","year":"2012","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_133","doi-asserted-by":"crossref","unstructured":"Kim, S., Lee, M., Choi, G.B., Lee, J., Lee, Y., Cho, M., Ahn, K.O., and Kim, J. (2015, January 19\u201323). RTS noise reduction of 1Y-nm floating gate NAND Flash memory using process optimization. Proceedings of the IEEE International Reliability Physics Symposium (IRPS), Monterey, CA, USA.","DOI":"10.1109\/IRPS.2015.7112811"},{"key":"ref_134","doi-asserted-by":"crossref","first-page":"04DD02-1","DOI":"10.7567\/JJAP.54.04DD02","article-title":"Channel doping concentration and cell program state dependence on random telegraph noise spatial amd statistical distribution in 30 nm NAND flash memory","volume":"54","author":"Tomita","year":"2015","journal-title":"Jap. J. Appl. Phys."},{"key":"ref_135","doi-asserted-by":"crossref","first-page":"635","DOI":"10.1109\/LED.2010.2047235","article-title":"Position-dependent threshold-voltage variation by random telegraph noise in NAND Flash memory strings","volume":"31","author":"Joe","year":"2010","journal-title":"IEEE Electron Device Lett."},{"key":"ref_136","doi-asserted-by":"crossref","first-page":"67","DOI":"10.1109\/TED.2010.2088126","article-title":"Threshold voltage fluctuation by random telegraph noise in floatin gate NAND Flash memory string","volume":"58","author":"Joe","year":"2011","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_137","doi-asserted-by":"crossref","first-page":"3568","DOI":"10.1109\/TED.2012.2219866","article-title":"The effect of adjacent bit-line cell interference on random telegraph noise in NAND Flash memory cell strings","volume":"59","author":"Joe","year":"2012","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_138","doi-asserted-by":"crossref","unstructured":"Miccoli, C., Paolucci, G.M., Monzio Compagnoni, C., Spinelli, A.S., and Goda, A. (2015, January 19\u201323). Cycling pattern and read\/bake conditions dependence of random telegraph noise in decananometer NAND Flash arrays. Proceedings of the IEEE International Reliability Physics Symposium (IRPS), Monterey, CA, USA.","DOI":"10.1109\/IRPS.2015.7112812"},{"key":"ref_139","doi-asserted-by":"crossref","unstructured":"Miki, H., Tega, N., Yamaoka, M., Frank, D.J., Bansal, A., Kobayashi, M., Cheng, K., D\u2019Emic, C.P., Ren, Z., and Wu, S. (2012, January 10\u201313). Statistical measurement of random telegraph noise and its impact in scaled-down high-k\/metal-gate MOSFETs. Proceedings of the 2012 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA.","DOI":"10.1109\/IEDM.2012.6479071"},{"key":"ref_140","doi-asserted-by":"crossref","first-page":"39","DOI":"10.1016\/j.microrel.2011.09.002","article-title":"Stochastic charge trapping in oxides: From random telegraph noise to bias temperature instabilities","volume":"52","author":"Grasser","year":"2012","journal-title":"Microelectron. Reliab."},{"key":"ref_141","doi-asserted-by":"crossref","first-page":"341","DOI":"10.1063\/1.1721637","article-title":"Noise in semiconductors: spectrum of a two-parameter random signal","volume":"25","author":"Machlup","year":"1954","journal-title":"J. Appl. Phys."},{"key":"ref_142","doi-asserted-by":"crossref","first-page":"1681","DOI":"10.1063\/1.1150519","article-title":"Random telegraph noise analysis in time domain","volume":"71","author":"Yuzhelevski","year":"2000","journal-title":"Rev. Sci. Instrum."},{"key":"ref_143","doi-asserted-by":"crossref","unstructured":"Campbell, J.P., Qin, J., Cheung, K.P., Yu, L.C., Suehle, J.S., Oates, A., and Sheng, K. (2009, January 26\u201330). Random telegraph noise in highly scaled nMOSFETs. Proceedings of the IEEE International Reliability Physics Symposium (IRPS), Montreal, QC, Canada.","DOI":"10.1109\/IRPS.2009.5173283"},{"key":"ref_144","doi-asserted-by":"crossref","unstructured":"Campbell, J.P., Yu, L.C., Cheung, K.P., Qin, J., Suehle, J.S., Oates, A., and Sheng, K. (2009, January 18\u201320). Large random telegraph noise in sub-threshold operation of nano-scale nMOSFETs. Proceedings of the 2009 IEEE International Conference on IC Design & Technology (ICICDT), Austin, TX, USA.","DOI":"10.1109\/ICICDT.2009.5166255"},{"key":"ref_145","doi-asserted-by":"crossref","first-page":"2488","DOI":"10.1109\/TED.2012.2202910","article-title":"Three-dimensional electrostatics- and atomistic doping-induced variability of RTN time constants in nanoscale MOS devices\u2014Part I: Physical investigation","volume":"59","author":"Castellani","year":"2012","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_146","doi-asserted-by":"crossref","first-page":"2495","DOI":"10.1109\/TED.2012.2202910","article-title":"Three-dimensional electrostatics- and atomistic doping-induced variability of RTN time constants in nanoscale MOS devices\u2014Part II: Spectroscopic implications","volume":"59","author":"Castellani","year":"2012","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_147","doi-asserted-by":"crossref","first-page":"833","DOI":"10.1109\/TED.2012.2230004","article-title":"Accuracy and issues of the spectroscopic analysis of RTN traps in nanoscale MOSFETs","volume":"60","author":"Amoroso","year":"2013","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_148","doi-asserted-by":"crossref","first-page":"3652","DOI":"10.1109\/TED.2011.2164543","article-title":"The paradigm shift in understanding the bias temperature instability: From reaction-diffusion to switching oxide traps","volume":"58","author":"Grasser","year":"2011","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_149","doi-asserted-by":"crossref","unstructured":"Nagumo, T., Takeuchi, K., Hase, T., and Hayashi, Y. (2010, January 6\u20138). Statistical characterization of trap position, energy, amplitude and time constants by RTN measurement of multiple individual traps. Proceedings of the 2010 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA.","DOI":"10.1109\/IEDM.2010.5703437"},{"key":"ref_150","doi-asserted-by":"crossref","unstructured":"Abe, K., Teramoto, A., Sugawa, S., and Ohmi, T. (2011, January 10\u201314). Understanding of traps causing random telegraph noise based on experimentally extracted time constants and amplitude. Proceedings of the IEEE International Reliability Physics Symposium (IRPS), Monterey, CA, USA.","DOI":"10.1109\/IRPS.2011.5784503"},{"key":"ref_151","doi-asserted-by":"crossref","unstructured":"Yonezawa, A., Teramoto, A., Obara, T., Kuroda, R., Sugawa, S., and Ohmi, T. (2013, January 14\u201318). The study of time constant analysis in random telegraph noise at the subthreshold voltage region. Proceedings of the IEEE International Reliability Physics Symposium (IRPS), Monterey, CA, USA.","DOI":"10.1109\/IRPS.2013.6532126"},{"key":"ref_152","doi-asserted-by":"crossref","unstructured":"Guo, S., Ren, P., Wang, R., Yu, Z., Luo, M., Zhang, X., and Huang, R. (2014, January 1\u20135). A new efficient method for characterizing time constants of switching oxide traps. Proceedings of the 2014 IEEE International Reliability Physics Symposium (IRPS), Waikoloa, HI, USA.","DOI":"10.1109\/IRPS.2014.6861191"},{"key":"ref_153","doi-asserted-by":"crossref","unstructured":"Grasser, T., Rott, K., Reisinger, H., Waltl, M., Franco, J., and Kaczer, B. (2014, January 1\u20135). A unified perspective of RTN and BTI. Proceedings of the 2014 IEEE International Reliability Physics Symposium (IRPS), Waikoloa, HI, USA.","DOI":"10.1109\/IRPS.2014.6860643"},{"key":"ref_154","doi-asserted-by":"crossref","unstructured":"Chen, J., Higashi, Y., Kato, K., and Mitani, Y. (2014, January 9\u201312). Further understandings on random telegraph signal noise through comprehensive studies on large time constant variation and its strong correlations to thermal activation energies. Proceedings of the 2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers, Honolulu, HI, USA.","DOI":"10.1109\/VLSIT.2014.6894418"},{"key":"ref_155","doi-asserted-by":"crossref","first-page":"2495","DOI":"10.1109\/TED.2014.2323259","article-title":"A statistical model for the headed and tail distributions of random telegraph signal magnitudes in nanoscale MOSFETs","volume":"61","author":"Chen","year":"2014","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_156","doi-asserted-by":"crossref","first-page":"217","DOI":"10.1109\/LED.2015.2388787","article-title":"Graphically transforming Mueller-Schulz percolation criteria to random telegraph signal magnitudes in scaled FETs","volume":"36","author":"Chen","year":"2015","journal-title":"IEEE Electron Dev. Lett."},{"key":"ref_157","doi-asserted-by":"crossref","first-page":"984","DOI":"10.1109\/LED.2009.2026658","article-title":"Random telegraph noise effect on the programmed threshold-voltage distribution of Flash memories","volume":"30","author":"Ghidotti","year":"2009","journal-title":"IEEE Electron Dev. Lett."},{"key":"ref_158","doi-asserted-by":"crossref","first-page":"2695","DOI":"10.1109\/TED.2008.2003230","article-title":"Ultimate accuracy for the NAND Flash program algorithm due to the electron injection statistics","volume":"55","author":"Spinelli","year":"2008","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_159","doi-asserted-by":"crossref","first-page":"3192","DOI":"10.1109\/TED.2008.2003332","article-title":"Analytical model for the electron-injection statistics during programming of nanoscale NAND Flash memories","volume":"55","author":"Gusmeroli","year":"2008","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_160","doi-asserted-by":"crossref","unstructured":"Alexander, R.M. (1978, January 18\u201320). Accelerated testing in FAMOS deviecs\u20148K EPROM. Proceedings of the 16th Annual IEEE International Reliability Physics Symposium, San Diego, CA, USA.","DOI":"10.1109\/IRPS.1978.362851"},{"key":"ref_161","doi-asserted-by":"crossref","first-page":"914","DOI":"10.1109\/T-ED.1979.19518","article-title":"FCAT\u2014A low-voltage high-speed alterable n-channel nonvolatile memory device","volume":"26","author":"Horiuchi","year":"1979","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_162","doi-asserted-by":"crossref","first-page":"297","DOI":"10.1109\/T-ED.1980.19856","article-title":"Charge retention of floating-gate transistors under applied bias conditions","volume":"27","author":"Wang","year":"1980","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_163","doi-asserted-by":"crossref","first-page":"899","DOI":"10.1016\/0038-1101(84)90009-1","article-title":"Modelling of write\/erase and charge retention characteristics of floating gate EEPROM devices","volume":"26","author":"Bhattacharyya","year":"1984","journal-title":"Solid-State Electron."},{"key":"ref_164","doi-asserted-by":"crossref","first-page":"678","DOI":"10.1109\/16.372071","article-title":"Modeling of the intrinc retention characteristics of FLOTOX EEPROM cells under elevated temperature conditions","volume":"42","author":"Papadas","year":"1995","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_165","doi-asserted-by":"crossref","first-page":"955","DOI":"10.1109\/TED.2005.846312","article-title":"Numerical study of data retention due to direct tunneling for nonvolatile memory cell","volume":"52","author":"Watanabe","year":"2005","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_166","doi-asserted-by":"crossref","unstructured":"Dockerty, R.C. (1975, January 1\u20133). Degradation mechanisms in rewritable n-channel FAMOS devices. Proceedings of the 13th Annual IEEE International Reliability Physics Symposium, Downey, CA, USA.","DOI":"10.1109\/IRPS.1975.362669"},{"key":"ref_167","doi-asserted-by":"crossref","unstructured":"Baglee, D.A., and Smayling, M.C. (1985, January 1\u20134). The effects of write\/erase cycling on data loss in EEPROMs. Proceedings of the 1985 IEEE International Electron Devices Meeting (IEDM), New York, NY, USA.","DOI":"10.1109\/IEDM.1985.191050"},{"key":"ref_168","doi-asserted-by":"crossref","first-page":"2259","DOI":"10.1109\/16.8801","article-title":"High-field-induced degradation in ultra-thin SiO2 films","volume":"35","author":"Olivo","year":"1988","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_169","unstructured":"Naruke, K., Taguchi, S., and Wada, M. (1988, January 11\u201314). Stress induced leakage current limiting to scale down EEPROM tunnel oxide thickness. Proceedings of the 1988 International Electron Devices Meeting (IEDM), San Francisco, CA, USA."},{"key":"ref_170","doi-asserted-by":"crossref","unstructured":"Moazzami, R., and Hu, C. (1992, January 13\u201316). Stress-induced current in thin silicon dioxide films. Proceedings of the 1992 International Electron Devices Meeting (IEDM), San Francisco, CA, USA.","DOI":"10.1109\/IEDM.1992.307327"},{"key":"ref_171","unstructured":"Ghetti, A., Alam, M.A., Bude, J., and Venturi, F. (1997, January 7\u201310). Assessment of quantum yield experiments via full band Monte Carlo simulations. Proceedings of the 1997 International Electron Devices Meeting (IEDM), Washington, DC, USA."},{"key":"ref_172","doi-asserted-by":"crossref","first-page":"1002","DOI":"10.1109\/16.585557","article-title":"A quantitative analysis of time-decay reproducible stress-induced leakage current in SiO2 films","volume":"44","author":"Sakakibara","year":"1997","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_173","doi-asserted-by":"crossref","first-page":"3407","DOI":"10.1063\/1.119186","article-title":"Modeling of stress-induced leakage current in ultrathin oxides with the trap-assisted tunneling mechanism","volume":"70","author":"Chou","year":"1997","journal-title":"Appl. Phys. Lett."},{"key":"ref_174","unstructured":"Kamohara, S., Park, D., and Hu, C. (April, January 31). Deep-trap SILC (Stress-Induced Leakage Current) model for nominal and weak oxides. Proceedings of the IEEE International Reliability Physics Symposium, Reno, NV, USA."},{"key":"ref_175","doi-asserted-by":"crossref","first-page":"2399","DOI":"10.1109\/5.735448","article-title":"Nonvolatile multilevel memories for digital applications","volume":"86","author":"Torelli","year":"1998","journal-title":"Proc. IEEE"},{"key":"ref_176","unstructured":"Larcher, L., Paccagnella, A., Scarpa, A., and Ghidini, G. (1988, January 11\u201314). A new model of tunneling current and SILC in ultra-thin oxides. Proceedings of the 1988 International Electron Devices Meeting (IEDM), San Francisco, CA, USA."},{"key":"ref_177","doi-asserted-by":"crossref","first-page":"348","DOI":"10.1109\/16.740901","article-title":"A new I\u2013V model for stress-induced leakage current including inelastic tunneling","volume":"46","author":"Takagi","year":"1999","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_178","unstructured":"Ielmini, D., Spinelli, A.S., Lacaita, A.L., and Ghidini, G. (2000, January 20\u201321). Impact ionization and stress-induced leakage current in thin gate oxides. Proceedings of the First European Workshop on Ultimate Integration of Silicon, Grenoble, France."},{"key":"ref_179","doi-asserted-by":"crossref","first-page":"1719","DOI":"10.1063\/1.126146","article-title":"Experimental evidence for recombination-assisted leakage in thin oxides","volume":"76","author":"Ielmini","year":"2000","journal-title":"Appl. Phys. Lett."},{"key":"ref_180","doi-asserted-by":"crossref","first-page":"3489","DOI":"10.1063\/1.115256","article-title":"Common origin for stress-induced leakage current and electron trap generation in SiO2","volume":"67","author":"Satake","year":"1995","journal-title":"Appl. Phys. Lett."},{"key":"ref_181","unstructured":"Alers, G.B., Weir, B.E., Alam, M.A., Timp, G.L., and Sorch, T. (April, January 31). Trap assisted tunneling as a mechanism of degradation and noise. Proceedings of the IEEE International Reliability Physics Symposium, Reno, NV, USA."},{"key":"ref_182","doi-asserted-by":"crossref","unstructured":"James, D. (2013, January 14\u201316). Recent advances in memory technology. Proceedings of the 2013 24th Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC), Saratoga Springs, NY, USA.","DOI":"10.1109\/ASMC.2013.6552766"},{"key":"ref_183","unstructured":"Yamada, S., Amemiya, K., Yamane, T., Hazama, H., and Hashimoto, K. (30\u20132, January 30). Non-uniform current flow through thin oxide after Fowler-Nordheim current stress. Proceedings of the IEEE International Reliability Physics Symposium, Dalas, TX, USA."},{"key":"ref_184","unstructured":"Arai, F., Maruyama, T., and Shirota, R. (April, January 31). Extended data retention process technology for highly reliable Flash EEPROMs of 106 to 107 W\/E cycles. Proceedings of the IEEE International Reliability Physics Symposium, Reno, NV, USA."},{"key":"ref_185","unstructured":"Sakura, T., Utsunomiya, H., Kamakura, Y., and Taniguchi, K. (1988, January 11\u201314). A detailed study of soft- and pre-soft-breakdowns in small geometry MOS structures. Proceedings of the 1988 International Electron Devices Meeting (IEDM), San Francisco, CA, USA."},{"key":"ref_186","unstructured":"Tsuji, N., Sakakibara, K., Ajika, N., and Miyoshi, H. (1998, January 9\u201311). Microscopic and statistical approach to SILC characteristics. Proceedings of the 1998 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers, Honolulu, HI, USA."},{"key":"ref_187","unstructured":"Kameyama, H., Okuyama, Y., Kamohara, S., Kubota, K., Kume, H., Okuyama, K., Manabe, Y., Nozoe, A., Uchida, H., and Hidaka, M. (2000, January 10\u201313). A new data retention mechanism after endurance stress on Flash memory. Proceedings of the IEEE International Reliability Physics Symposium, San Jose, CA, USA."},{"key":"ref_188","doi-asserted-by":"crossref","first-page":"3307","DOI":"10.1109\/TED.2011.2161991","article-title":"Evaluation for anomalous stress-induced leakage current of gate SiO2 fimls using array test pattern","volume":"58","author":"Kumagai","year":"2011","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_189","unstructured":"Modelli, A., Gilardoni, F., Ielmini, D., and Spinelli, A.S. (May, January 30). A new conduction mechanism for the anomalous bits in thin oxide Flash EEPROMs. Proceedings of the IEEE International Reliability Physics Symposium, Orlando, FL, USA."},{"key":"ref_190","doi-asserted-by":"crossref","first-page":"04DC02","DOI":"10.1143\/JJAP.51.04DC02","article-title":"Recovery characteristics of anomalous stress induced leakage current of 5.6nm oxide films","volume":"51","author":"Inatsuka","year":"2012","journal-title":"Jpn. J. Appl. Phys."},{"key":"ref_191","doi-asserted-by":"crossref","first-page":"189","DOI":"10.1016\/S0167-9317(01)00621-9","article-title":"A new two-trap tunneling model for the anomalous SILC in flash memories","volume":"59","author":"Ielmini","year":"2001","journal-title":"Microelectron. Eng."},{"key":"ref_192","doi-asserted-by":"crossref","first-page":"1749","DOI":"10.1016\/S0038-1101(02)00144-2","article-title":"Modeling of anomalous SILC in flash memories based on tunneling at multiple defects","volume":"46","author":"Ielmini","year":"2002","journal-title":"Solid-State Electron."},{"key":"ref_193","unstructured":"Ielmini, D., Spinelli, A.S., Lacaita, A.L., and Modelli, A. (2001, January 2\u20135). Statistical modeling of reliability and scaling projections for Flash memories. Proceedings of the 2001 International Electron Devices Meeting (IEDM\u201901), Washington, DC, USA."},{"key":"ref_194","doi-asserted-by":"crossref","first-page":"1955","DOI":"10.1109\/TED.2002.804730","article-title":"A statistical model for SILC in Flash memories","volume":"49","author":"Ielmini","year":"2002","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_195","unstructured":"Kuhn, P.J., Hoefler, A., Harp, T., Hornung, B., Paulsen, R., Burnett, D., and Higman, J.M. (May, January 30). A reliability methodology for low temperature data retention in floating gate non-volatile memories. Proceedings of the IEEE International Reliability Physics Symposium, Orlando, FL, USA."},{"key":"ref_196","unstructured":"Hoefler, A., Higman, J.M., Harp, T., and Kuhn, P.J. (2002, January 7\u201311). Statistical modeling of the program\/erase cycling acceleration of low temperature data retention in floating gate nonvolatile memories. Proceedings of the IEEE International Reliability Physics Symposium, Dallas, TX, USA."},{"key":"ref_197","unstructured":"Schuler, F., Degraeve, R., Hendrickx, P., and Wellekens, D. (2002, January 7\u201311). Physical description of anomalous charge loss in floating gate based NVM\u2019s and identification of its dominant parameter. Proceedings of the IEEE International Reliability Physics Symposium, Dallas, TX, USA."},{"key":"ref_198","unstructured":"Degraeve, R., Schuler, F., Lorenzini, M., Wellekens, D., Hendrickx, P., Houdt, J.V., Haspeslagh, L., Groeseneken, G., and Tempel, G. (2001, January 2\u20135). Analytical model for failure rate prediction due to anomalous charge loss of flash memories. Proceedings of the 2001 International Electron Devices Meeting (IEDM\u201901), Washington, DC, USA."},{"key":"ref_199","doi-asserted-by":"crossref","unstructured":"Belgal, H.P., Righos, N., Kalastirsky, I., Peterson, J.J., Shiner, R., and Mielke, N. (2002, January 7\u201311). A new reliability model for post-cycling charge retention of flash memories. Proceedings of the IEEE International Reliability Physics Symposium, Dallas, TX, USA.","DOI":"10.1109\/RELPHY.2002.996604"},{"key":"ref_200","unstructured":"Larcher, L., and Pavan, P. (2003, January 8\u201310). Statistical simulations to inspect and predict data retention and program disturbs in Flash memories. Proceedings of the 2003 International Electron Devices Meeting (IEDM), Washington, DC, USA."},{"key":"ref_201","doi-asserted-by":"crossref","unstructured":"Shim, B.S., Jin, S., Park, Y.J., and Min, H.S. (2006, January 6\u20138). A new statistical model for SILC distribution of Flash memory and the effect of spatial trap distribution. Proceedings of the International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), Monterery, CA, USA.","DOI":"10.1109\/SISPAD.2006.282901"},{"key":"ref_202","doi-asserted-by":"crossref","unstructured":"Serov, A., Shin, D., Kim, D.S., Kim, T., Lee, K.H., Park, Y.K., Yoo, M.H., Kim, T., Sung, S.K., and Lee, C.H. (2009, January 26\u201330). Statistical retention modeling in floating-gate cell: ONO scaling. Proceedings of the IEEE International Reliability Physics Symposium (IRPS), Montreal, QC, Canada.","DOI":"10.1109\/IRPS.2009.5173372"},{"key":"ref_203","doi-asserted-by":"crossref","unstructured":"Amoroso, S., Gerrer, L., Adamu-Lema, F., Markov, S., and Asenov, A. (2013, January 14\u201318). Impact of statistical variability and 3D electrostatics on post-cycling anomalous charge loss in nanoscale Flash memories. Proceedings of the IEEE International Reliability Physics Symposium (IRPS), Monterey, CA, USA.","DOI":"10.1109\/IRPS.2013.6531980"},{"key":"ref_204","unstructured":"Kubota, T., Ando, K., and Muramatsu, S. (30\u20132, January 30). The effect of the floating gate \/ tunnel SiO2 interface on FLASH memory data retention reliability. Proceedings of the IEEE International Reliability Physics Symposium, Dalas, TX, USA."},{"key":"ref_205","doi-asserted-by":"crossref","first-page":"750","DOI":"10.1109\/LED.2007.901271","article-title":"The effect of trapped charge distributions on data retention characteristics of NAND Flash memory cells","volume":"28","author":"Park","year":"2007","journal-title":"IEEE Electron Device Lett."},{"key":"ref_206","doi-asserted-by":"crossref","first-page":"155","DOI":"10.1109\/LED.2008.2009006","article-title":"The effect of negative VTH of NAND Flash memory cells on data retention characteristics","volume":"30","author":"Park","year":"2009","journal-title":"IEEE Electron Device Lett."},{"key":"ref_207","doi-asserted-by":"crossref","unstructured":"Lee, M.Y., Hsiao, W.H., Chen, R.P., Kuo, L.K., Dai, S.Q., Ting, R.C., Chen, C.L., Chu, D.G., and Lu, C.Y. (2012, January 2\u20136). Anomalous single bit retention induced by asymmetric STI-corner-thinning for floating gate Flash memories. Proceedings of the 19th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits, Singapore.","DOI":"10.1109\/IPFA.2012.6306323"},{"key":"ref_208","doi-asserted-by":"crossref","first-page":"1139","DOI":"10.1109\/LED.2013.2271351","article-title":"Generation dependence of retention characteristics in extremely scaled NAND Flash memory","volume":"34","author":"Kang","year":"2013","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_209","doi-asserted-by":"crossref","unstructured":"Yang, H., Kim, H., Park, S.-I., Kim, J., Lee, S.H., Choi, J.K., Hwang, D., Kim, C., Park, M., and Lee, K.H. (2006, January 23\u201326). Reliability issues and models of sub-90nm NAND Flash memory cells. Proceedings of the 8th International Conference on Solid-State and Integrated Circuit Technology Proceedings, Shanghai, China.","DOI":"10.1109\/ICSICT.2006.306478"},{"key":"ref_210","doi-asserted-by":"crossref","first-page":"986","DOI":"10.1109\/16.210209","article-title":"Correlation of stress-induced leakage current in thin oxides with trap generation inside the oxides","volume":"40","author":"Dumin","year":"1993","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_211","doi-asserted-by":"crossref","first-page":"586","DOI":"10.1149\/1.2044103","article-title":"The transient nature of excess low-level leakage currents in thin oxides","volume":"142","author":"Scott","year":"1995","journal-title":"J. Electrochem. Soc."},{"key":"ref_212","doi-asserted-by":"crossref","first-page":"1325","DOI":"10.1016\/0038-1101(94)00266-I","article-title":"The superposition of transient low-level leakage currents in stressed silicon oxides","volume":"38","author":"Scott","year":"1995","journal-title":"Solid-State Electron."},{"key":"ref_213","doi-asserted-by":"crossref","first-page":"1133","DOI":"10.1109\/16.502425","article-title":"Properties of high-voltage stress generated traps in thin silicon oxide","volume":"43","author":"Scott","year":"1996","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_214","doi-asserted-by":"crossref","first-page":"130","DOI":"10.1109\/16.477603","article-title":"The charging and discharging of high-voltage stress-generated traps in thin silicon oxide","volume":"43","author":"Scott","year":"1996","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_215","doi-asserted-by":"crossref","first-page":"106","DOI":"10.1109\/55.748903","article-title":"Experimental method for the determination of the energy distribution of stress-induced oxide traps","volume":"20","author":"Spinelli","year":"1999","journal-title":"IEEE Electron Device Lett."},{"key":"ref_216","doi-asserted-by":"crossref","first-page":"151","DOI":"10.1016\/S0167-9317(99)00359-7","article-title":"Separation of electron and hole traps by transient current analysis","volume":"48","author":"Spinelli","year":"1999","journal-title":"Microelectron. Eng."},{"key":"ref_217","doi-asserted-by":"crossref","first-page":"1927","DOI":"10.1016\/j.mee.2006.01.052","article-title":"Characterization of transient currents in HfO2 capacitors in the short timescale","volume":"83","author":"Spinelli","year":"2006","journal-title":"Microelectron. Eng."},{"key":"ref_218","unstructured":"Manzini, S., and Modelli, A. (1983). Tunneling discharge of trapped holes in silicon dioxide. Insulating Films on Semiconductors, Elsevier Science."},{"key":"ref_219","unstructured":"Yamada, R., Mori, Y., Okuyama, Y., Yugami, J., Nishimoto, T., and Kume, H. (2000, January 10\u201313). Analysis of detrap current due to oxide traps to improve Flash memory retention. Proceedings of the IEEE International Reliability Physics Symposium, San Jose, CA, USA."},{"key":"ref_220","unstructured":"Yamada, R., and King, T. (April, January 30). Variable stress-induced leakage current and analysis of anomalous charge loss for flash memory application. Proceedings of the IEEE International Reliability Physics Symposium, Dallas, TX, USA."},{"key":"ref_221","doi-asserted-by":"crossref","first-page":"335","DOI":"10.1109\/TDMR.2004.836721","article-title":"Flash EEPROM threshold instabilities due to charge trapping during program\/erase cycling","volume":"4","author":"Mielke","year":"2004","journal-title":"IEEE Trans. Device Mater. Reliab."},{"key":"ref_222","doi-asserted-by":"crossref","unstructured":"Mielke, N., Belgal, H., Fazio, A., Meng, Q., and Righos, N. (2006, January 26\u201330). Recovery effects in the distributed cycling of Flash memories. Proceedings of the IEEE International Reliability Physics Symposium, San Jose, CA, USA.","DOI":"10.1109\/RELPHY.2006.251188"},{"key":"ref_223","doi-asserted-by":"crossref","first-page":"2802","DOI":"10.1109\/TED.2014.2327661","article-title":"Revisiting charge trapping\/detrapping in Flash memories from a discrete and statistical standpoint\u2014Part I: VT instabilities","volume":"61","author":"Paolucci","year":"2014","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_224","doi-asserted-by":"crossref","first-page":"2811","DOI":"10.1109\/TED.2014.2327149","article-title":"Revisiting charge trapping\/detrapping in Flash memories from a discrete and statistical standpoint\u2014Part II: On-field operation and distributed-cycling effects","volume":"61","author":"Paolucci","year":"2014","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_225","doi-asserted-by":"crossref","unstructured":"Resnati, D., Monzio Compagnoni, C., Paolucci, G.M., Miccoli, C., Barber, J., Bertuccio, M., Beltrami, S., Lacaita, A.L., Spinelli, A.S., and Visconti, A. (2016, January 17\u201321). A Step ahead toward a new microscopic Picture for Charge Trapping\/Detrapping in Flash memories. Proceedings of the IEEE International Reliability Physics Symposium, Pasadena, CA, USA.","DOI":"10.1109\/IRPS.2016.7574569"},{"key":"ref_226","doi-asserted-by":"crossref","first-page":"2406","DOI":"10.1109\/TED.2011.2150751","article-title":"Threshold-voltage instability due to damage recovery in nanoscale NAND Flash memories","volume":"58","author":"Miccoli","year":"2011","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_227","doi-asserted-by":"crossref","first-page":"4753","DOI":"10.1109\/TED.2016.2617888","article-title":"Cycling-induced charge trapping\/detrapping in Flash memories\u2014Part I: Experimental evidence","volume":"63","author":"Resnati","year":"2016","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_228","unstructured":"Ghidini, G., Sebastiani, A., and Brazzelli, D. (2002, January 7\u201311). Stress induced leakage current and bulk oxide trapping: Temperature evolution. Proceedings of the IEEE International Reliability Physics Symposium, Dallas, TX, USA."},{"key":"ref_229","doi-asserted-by":"crossref","first-page":"1099","DOI":"10.1109\/TED.2013.2241065","article-title":"Activation energies (Ea) of failure mechanisms in advanced NAND Flash cells for different generations and cycling","volume":"60","author":"Lee","year":"2013","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_230","doi-asserted-by":"crossref","unstructured":"Paolucci, G.M., Miccoli, C., Monzio Compagnoni, C., Crespi, L., Spinelli, A.S., and Lacaita, A.L. (2012, January 20\u201323). Investigation of cycling-induced VT instabilities in NAND Flash cells via compact modeling. Proceedings of the 2012 4th IEEE International Memory Workshop (IMW), Milan, Italy.","DOI":"10.1109\/IMW.2012.6213684"},{"key":"ref_231","doi-asserted-by":"crossref","first-page":"2331","DOI":"10.1109\/TED.2012.2204060","article-title":"String current in decananometer NAND Flash arrays: A compact-modeling investigation","volume":"59","author":"Paolucci","year":"2012","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_232","doi-asserted-by":"crossref","first-page":"362","DOI":"10.1109\/TDMR.2013.2252619","article-title":"Reliability characterization issues for nanoscale Flash memories: A case study on 45-nm NOR devices","volume":"13","author":"Miccoli","year":"2013","journal-title":"IEEE Trans. Device Mater. Reliab."},{"key":"ref_233","doi-asserted-by":"crossref","first-page":"4761","DOI":"10.1109\/TED.2016.2617890","article-title":"Cycling-induced charge trapping\/detrapping in Flash memories\u2014Part II: Modeling","volume":"63","author":"Resnati","year":"2016","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_234","doi-asserted-by":"crossref","unstructured":"Paolucci, G.M, Monzio Compagnoni, C., Miccoli, C., Bertuccio, M., Beltrami, S., Barber, J., Kessenich, J., Lacaita, A.L., Spinelli, A.S., and Visconti, A. (2014, January 1\u20135). A new spectral method to modeling charge trapping\/detrapping in NAND Flash memories. Proceedings of the IEEE International Reliability Physics Symposium, Waikoloa, HI, USA.","DOI":"10.1109\/IRPS.2014.6860600"},{"key":"ref_235","unstructured":"JEDEC Standard JESD22-A117C (2011). Electrically Erasable Programmable ROM (EEPROM) Program\/Erase Endurance and Data Retention Stress Test, JEDEC Solid State Technology Association. Technical Report."},{"key":"ref_236","unstructured":"JEDEC Standard JESD22-A117A (2006). Electrically Erasable Programmable ROM (EEPROM) Program\/Erase Endurance and Data Retention Stress Test, JEDEC Solid State Technology Association. Technical Report."},{"key":"ref_237","doi-asserted-by":"crossref","unstructured":"Lee, W.H., Hur, C.H., Lee, H.M., Yoo, H., Lee, S.E., Lee, B.Y., Park, C., and Kim, K. (2009, January 26\u201330). Post-cycling data retention failure in multilevel NOR Flash memory with nitrided tunnel-oxide. Proceedings of the IEEE International Reliability Physics Symposium (IRPS), Montreal, QC, Canada.","DOI":"10.1109\/IRPS.2009.5173377"},{"key":"ref_238","doi-asserted-by":"crossref","first-page":"4548","DOI":"10.1063\/1.340153","article-title":"Logarithmic detrapping response for holes injected into SiO2 and the influence of thermal activation and electric fields","volume":"63","author":"Lakshmanna","year":"1988","journal-title":"J. Appl. Phys."},{"key":"ref_239","doi-asserted-by":"crossref","first-page":"1491","DOI":"10.1109\/TED.2015.2414711","article-title":"Fitting cells into a narrow VT interval: Physical constraints along the lifetime of an extremely scaled NAND Flash memory array","volume":"62","author":"Paolucci","year":"2015","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_240","doi-asserted-by":"crossref","unstructured":"Monzio Compagnoni, C., Chiavarone, L., Calabrese, M., Gusmeroli, R., Ghidotti, M., Lacaita, A.L., Spinelli, A.S., and Visconti, A. (2009, January 26\u201330). Granular electron injection and random telegraph noise impact on the programming accuracy of NOR Flash memories. Proceedings of the IEEE International Reliability Physics Symposium (IRPS), Montreal, QC, Canada.","DOI":"10.1109\/IRPS.2009.5173263"},{"key":"ref_241","doi-asserted-by":"crossref","first-page":"54","DOI":"10.1016\/j.sse.2013.01.006","article-title":"Scaling challenge of self-aligned STI cell (SA-STI cell) for NAND Flash memories","volume":"82","author":"Aritome","year":"2013","journal-title":"Solid-State Electron."},{"key":"ref_242","doi-asserted-by":"crossref","unstructured":"Lee, K., Kang, D., Shin, H., Kwon, S., Kim, S., and Hwang, Y. (2014, January 22\u201326). Analysis of failure mechanisms in erased state of sub 20-nm NAND Flash memory. Proceedings of the 2014 44th European Solid State Device Research Conference (ESSDERC), Venezia, Italy.","DOI":"10.1109\/ESSDERC.2014.6948757"},{"key":"ref_243","doi-asserted-by":"crossref","first-page":"583","DOI":"10.1109\/TDMR.2016.2612701","article-title":"Dummy read scheme for lifetime improvement of MLC NAND Flash memories","volume":"16","author":"Wu","year":"2016","journal-title":"IEEE Trans. Device Mater. Reliab."},{"key":"ref_244","doi-asserted-by":"crossref","first-page":"97","DOI":"10.1109\/JSSC.2010.2084450","article-title":"A 32-Gb MLC NAND Flash memory with Vth endurance enhancing schemes in 32 nm CMOS","volume":"46","author":"Lee","year":"2011","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_245","doi-asserted-by":"crossref","unstructured":"Lue, H.T., Du, P.Y., Chen, C.P., Chen, W.C., Hsieh, C.C., Hsiao, Y.H., Shih, Y.H., and Lu, C.Y. (2012, January 10\u201313). Radically extending the cycling endurance of Flash memory (to >100M cycles) by using built-in thermal annealing to self-heal the stress-induced damage. Proceedings of the 2012 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA.","DOI":"10.1109\/IEDM.2012.6479008"},{"key":"ref_246","doi-asserted-by":"crossref","unstructured":"Chang, Y.M., Chang, Y.H., Chen, J.J., Kuo, T.W., Li, H.P., and Lue, H.T. (2014, January 1\u20135). On trading wear-leveling with heal-leveling. Proceedings of the 2014 51st ACM\/EDAC\/IEEE Design Automation Conference (DAC), San Francisco, CA, USA.","DOI":"10.1145\/2593069.2593172"},{"key":"ref_247","first-page":"361","article-title":"Heating dispersal for self-healing NAND Flash memory","volume":"66","author":"Chen","year":"2017","journal-title":"IEEE Trans. Comput."},{"key":"ref_248","unstructured":"Lee, J.D., Choi, J.H., Park, D., and Kim, K. (April, January 30). Degradation of tunnel oxide by FN current stress and its effects on data retention characteristics of 90 nm NAND Flash memory cells. Proceedings of the IEEE International Reliability Physics Symposium (IRPS), Dallas, TX, USA."},{"key":"ref_249","doi-asserted-by":"crossref","first-page":"48","DOI":"10.1109\/LED.2012.2222013","article-title":"Analysis of failure mechanisms and extraction of activation energies (Ea) in 21-nm NAND Flash cells","volume":"34","author":"Lee","year":"2013","journal-title":"IEEE Electron Device Lett."},{"key":"ref_250","doi-asserted-by":"crossref","first-page":"992","DOI":"10.1109\/TED.2013.2240458","article-title":"Extraction and analysis of interface states in 50-nm NAND Flash devices","volume":"60","author":"Yan","year":"2013","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_251","doi-asserted-by":"crossref","unstructured":"Dunn, C., Kaya, C., Lewis, T., Strauss, T., Schreck, J., Hefley, P., Middennorf, M., and San, T. (1994, January 11\u201314). Flash EEPROM disturb mechanism. Proceedings of the IEEE International Reliability Physics Symposium (IRPS), San Jose, CA, USA.","DOI":"10.1109\/RELPHY.1994.307820"},{"key":"ref_252","unstructured":"Kato, M., Miyamoto, N., Kume, H., Satoh, A., Adachi, T., Ushiyama, M., and Kimura, K. (1994, January 11\u201314). Read-disturb degradation mechanism due to electron trapping in the tunnel oxide for low-voltage flash memories. Proceedings of the 1994 International Electron Devices Meeting (IEDM), San Francisco, CA, USA."},{"key":"ref_253","doi-asserted-by":"crossref","first-page":"98","DOI":"10.1109\/16.658817","article-title":"A new write\/erase method to improve the read disturb characteristics based on the decay phenomena of stress leakage current for Flash memories","volume":"45","author":"Endoh","year":"1998","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_254","doi-asserted-by":"crossref","first-page":"1279","DOI":"10.1016\/S0026-2714(00)00135-9","article-title":"Acceleration method for gate-disturb degradation on embedded flash EEPROM","volume":"40","author":"Wada","year":"2000","journal-title":"Microelectron. Reliab."},{"key":"ref_255","doi-asserted-by":"crossref","unstructured":"Cai, Y., Luo, Y., Ghose, S., and Mutlu, O. (2015, January 27\u201331). Read disturb errors in MLC NAND Flash memory: characterization, mitigation, and recovery. Proceedings of the 28th International Conference on Defects in Semiconductors, Matsue City, Japan.","DOI":"10.1109\/DSN.2015.49"},{"key":"ref_256","doi-asserted-by":"crossref","first-page":"04DD03-1","DOI":"10.7567\/JJAP.54.04DD03","article-title":"Analysis of read disturbance mechanism in retention of sub-20 nm NAND flash memory","volume":"54","author":"Kang","year":"2015","journal-title":"Jpn. J. Appl. Phys."},{"key":"ref_257","doi-asserted-by":"crossref","unstructured":"Grupp, L.M., Caulfield, A.M., Coburn, J., Swanson, S., Yaakobi, E., and Wolf, P.H.S.J.K. (2009, January 12\u201316). Characterizing Flash memory: Anomalies, observations, and applications. Proceedings of the 2009 42nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), New York, NY, USA.","DOI":"10.1145\/1669112.1669118"},{"key":"ref_258","unstructured":"Goda, A., Moriyama, W., Hazama, H., Iizuka, H., Shimizu, K., Aritome, S., and Shirota, R. (2000, January 10\u201313). A novel surface-oxidized barrier-SiN cell technology to improve endurance and read-disturb characteristics for gigabit NAND Flash memories. Proceedings of the 2000 International Electron Devices Meeting (IEDM), San Francisco, CA, USA."},{"key":"ref_259","doi-asserted-by":"crossref","first-page":"1959","DOI":"10.1109\/TED.2009.2025912","article-title":"On the scaling of Flash cell spacer for gate disturb and charge retention otimization","volume":"56","author":"Lee","year":"2009","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_260","doi-asserted-by":"crossref","first-page":"1198","DOI":"10.1109\/LED.2012.2202209","article-title":"New read schemes using boosted channel potential of adjacent bit-line Strings in NAND Flash memory","volume":"33","author":"Joe","year":"2012","journal-title":"IEEE Electron Device Lett."},{"key":"ref_261","doi-asserted-by":"crossref","unstructured":"Deguchi, Y., Tokutomi, T., and Takeuchi, K. (2016, January 17\u201321). System-level error correction by read-disturb error model of 1Xnm TLC NAND Flash memory for read-intensive enterprise solid-state drives (SSDs). Proceedings of the IEEE International Reliability Physics Symposium, Pasadena, CA, USA.","DOI":"10.1109\/IRPS.2016.7574622"},{"key":"ref_262","doi-asserted-by":"crossref","unstructured":"Papandreou, N., Parnell, T., Mittelholzer, T., Pozidis, H., Griffin, T., Tressler, G., Fisher, T., and Camp, C. (2016, January 15\u201318). Effect of read disturb on incomplete blocks in MLC NAND Flash arrays. Proceedings of the IEEE International Memory Workshop (IMW), Paris, France.","DOI":"10.1109\/IMW.2016.7495267"},{"key":"ref_263","unstructured":"Tanaka, T., Momodomi, M., Iwata, Y., Tanaka, Y., Oodaira, H., Itoh, Y., Shirota, R., Ohuchi, K., and Masuoka, F. (1990, January 4\u20137). A 4-Mbit NAND-EEPROM with tight programmed VT distribution. Proceedings of the 1990 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers, Honolulu, HI, USA."},{"key":"ref_264","unstructured":"Tanaka, T., Tanaka, Y., Nakamura, H., Oodaira, H., Aritome, S., Shirota, R., and Masuoka, F. (1992, January 2\u20134). A quick intelligent program architecture for 3 V-only NAND-EEPROMs. Proceedings of the 1992 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers, Seattle, WA, USA."},{"key":"ref_265","doi-asserted-by":"crossref","first-page":"1149","DOI":"10.1109\/4.475701","article-title":"A 3.3 V 32 Mb NAND Flash memory with incremental step pulse programming scheme","volume":"30","author":"Suh","year":"1995","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_266","unstructured":"Lee, J.D., Lee, C.K., Lee, M.W., Kim, H.S., Park, K.C., and Lee, W.S. (2006, January 12\u201316). A new programming disturbance phenomenon in NAND Flash memory by source\/drain hot-electrons generated by GIDL current. Proceedings of the 21st IEEE Non-Volatile Semiconductor Memory Workshop, Monterey, CA, USA."},{"key":"ref_267","doi-asserted-by":"crossref","unstructured":"Oh, D., Lee, C., Lee, S., Kim, T.K., Song, J., and Choi, J. (2007, January 26\u201330). A new self-boosting phenomenon by source\/drain depletion cut-off in NAND Flash memory. Proceedings of the 22nd IEEE Non-Volatile Semiconductor Memory Workshop, Monterey, CA, USA.","DOI":"10.1109\/NVSMW.2007.4290572"},{"key":"ref_268","unstructured":"Cho, T., Lee, Y.T., Kim, E., Lee, J., Choi, S., Lee, S., Kim, D.H., Han, W.K., Lim, Y.H., and Lee, J.D. (2001, January 5\u20137). A 3.3 V 1 Gb multi-level NAND Flash memory with non-uniform threshold voltage distribution. Proceedings of the 1995 IEEE International Solid-State Circuits Conference, San Francisco, CA, USA."},{"key":"ref_269","doi-asserted-by":"crossref","first-page":"2165","DOI":"10.1109\/JSSC.2010.2062311","article-title":"Dynamic Vpass controlled program scheme and optimized erase Vth control for high program inhibition in MLC NAND Flash memories","volume":"45","author":"Park","year":"2010","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_270","doi-asserted-by":"crossref","first-page":"2767","DOI":"10.1109\/TED.2012.2208462","article-title":"A new programming scheme for the improvement of program disturb characteristics in scaled NAND Flash memory","volume":"59","author":"Shirota","year":"2012","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_271","doi-asserted-by":"crossref","first-page":"04C062-1","DOI":"10.1143\/JJAP.48.04C062","article-title":"Improving read disturb characteristics by self-boosting read scheme for multilevel NAND Flash memories","volume":"48","author":"Kang","year":"2009","journal-title":"Jpn. J. Appl. Phys."},{"key":"ref_272","doi-asserted-by":"crossref","first-page":"2188","DOI":"10.1143\/JJAP.46.2188","article-title":"Scalable wordline shielding using dummy cell beyond 40 nm NAND Flash memory for eliminating abnormal disturb of edge memory cell","volume":"46","author":"Park","year":"2007","journal-title":"Jpn. J. Appl. Phys."},{"key":"ref_273","doi-asserted-by":"crossref","unstructured":"Kanda, K., Koyanagi, M., Yamamura, T., Hosono, K., Yoshihara, M., Miwa, T., Kato, Y., Mak, A., Chan, S.L., and Tsai, F. (2008, January 3\u20137). A 120 mm2 16 Gb 4-MLC NAND Flash memory with 43 nm CMOS technology. Proceedings of the 2008 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2008.4523241"},{"key":"ref_274","doi-asserted-by":"crossref","unstructured":"Park, I.H., Hahn, W.G., Song, K.W., Choi, K.H., Choi, H.K., Lee, S.B., Lee, C.S., Song, J.H., Han, J.M., and Kyoung, K.H. (2012, January 12\u201314). A new GIDL phenomenon by field effect of neighboring cell transistors and its control solutions in sub-30 nm NAND Flash devices. Proceedings of the 2012 Symposium on VLSI Technology (VLSI-Technology), Honolulu, HI, USA.","DOI":"10.1109\/VLSIT.2012.6242442"},{"key":"ref_275","doi-asserted-by":"crossref","unstructured":"Park, M., Park, S., Cho, S., Lee, D.K., Jeong, Y., Hong, C., Lee, H.S., Cho, M.K., Ahn, K.O., and Koh, Y. (2010, January 2\u20136). NAND Flash reliability degradation induced by HCI in boosted channel potential. Proceedings of the IEEE International Reliability Physics Symposium (IRPS), Garden Grove, CA, USA.","DOI":"10.1109\/IRPS.2010.5488692"},{"key":"ref_276","doi-asserted-by":"crossref","unstructured":"Lee, C., Hwang, J., Fayrushin, A., Kim, H., Son, B., Park, Y., Jin, G., and Jung, E. (2013, January 26\u201329). Channel coupling phenomenon as scaling barrier of NAND Flash memory beyond 20nm node. Proceedings of the 2013 5th IEEE International Memory Workshop (IMW), Monterey, CA, USA.","DOI":"10.1109\/IMW.2013.6582101"},{"key":"ref_277","doi-asserted-by":"crossref","unstructured":"Chandrasekaran, S., Venkatesan, S., Eagle, O.H., Iyengar, V.V., Reyes, A.B., and Gowda, S.S. (2014, January 18). The effect of shallow trench isolation improvement on program disturb response in 20 nm NAND Flash technology. Proceedings of the 2014 IEEE Workshop On Microelectronics And Electron Devices (WMED), Boise, ID, USA.","DOI":"10.1109\/WMED.2014.6818718"},{"key":"ref_278","doi-asserted-by":"crossref","unstructured":"Seo, S., Kim, H., Park, S., Lee, S., Aritome, S., and Hong, S. (2011, January 10\u201314). Novel negative Vt shift program disturb phenomena in 2X 3X NAND Flash memory cells. Proceedings of the IEEE International Reliability Physics Symposium (IRPS), Monterey, CA, USA.","DOI":"10.1109\/IRPS.2011.5784548"},{"key":"ref_279","doi-asserted-by":"crossref","first-page":"2950","DOI":"10.1109\/TED.2012.2212198","article-title":"Novel negative VT shift phenomenon of program-inhibit cell in 2X\u20133X-nm self-aligned STI NAND Flash memory","volume":"59","author":"Aritome","year":"2012","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_280","doi-asserted-by":"crossref","first-page":"1516","DOI":"10.1109\/TED.2016.2530847","article-title":"Compact modeling of negative VT shift disturb in NAND Flash memories","volume":"63","author":"Zambelli","year":"2016","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_281","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1109\/TED.2010.2087338","article-title":"A program disturb model and channel leakage current study for sub-20 nm NAND Flash cells","volume":"58","author":"Torsi","year":"2011","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_282","doi-asserted-by":"crossref","unstructured":"Oh, D., Lee, S., Lee, C., Song, J., Lee, W., and Choi, J. (2008, January 18\u201321). Program disturb phenomenon by DIBL in MLC NAND Flash device. Proceedings of the 2008 Joint Non-Volatile Semiconductor Memory Workshop (NVSMW) & International Conference on Memory Technology and Design (ICMTD), Opio, France.","DOI":"10.1109\/NVSMW.2008.7"},{"key":"ref_283","doi-asserted-by":"crossref","first-page":"3626","DOI":"10.1109\/TED.2011.2161313","article-title":"DIBL-induced program disturb characteristics in 32-nm NAND Flash memory array","volume":"58","author":"Kang","year":"2011","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_284","doi-asserted-by":"crossref","first-page":"1620","DOI":"10.1109\/TED.2011.2123898","article-title":"A novel low-voltage low-power programming method for NAND Flash cell by utilizing self-boosting channel potential for carrier heating","volume":"58","author":"Tsai","year":"2011","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_285","unstructured":"Ahn, S.T., Mun, K., Lee, K.W., Cho, G., Park, S.K., Lee, S., and Hong, S. (2012, January 20\u201323). Advanced hot-carrier injection programming scheme for sub 20nm NAND Flash cell and beyond. Proceedings of the 2012 4th IEEE International Memory Workshop (IMW), Milan, Italy."},{"key":"ref_286","doi-asserted-by":"crossref","unstructured":"Fukuzumi, Y., Katsumata, R., Kito, M., Kido, M., Sato, M., Tanaka, H., Nagata, Y., Matsuoka, Y., Iwata, Y., and Aochi, H. (2007, January 10\u201312). Optimal integration and characteristics of vertical array devices for ultra-high density, bit-cost scalable Flash memory. Proceedings of the 2007 International Electron Devices Meeting (IEDM), Washington, DC, USA.","DOI":"10.1109\/IEDM.2007.4418970"},{"key":"ref_287","unstructured":"Whang, S., Lee, K., Shin, D., Kim, B., Kim, M., Bin, J., Han, J., Kim, S., Lee, B., and Jung, Y. (2010, January 6\u20138). Novel 3-Dimensional dual control-gate with surrounding floating-gate (DC-SF) NAND Flash cell for 1Tb file storage application. Proceedings of the 2010 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA."},{"key":"ref_288","doi-asserted-by":"crossref","unstructured":"Noh, Y., Ahn, Y., Yoo, H., Han, B., Chung, S., Shim, K., Lee, K., Kwak, S., Shin, S., and Choi, I. (2012, January 12\u201314). A new metal control gate last process (MCGL process) for high performance DC-SF (dual control gate with surrounding floating gate) 3D NAND Flash memory. Proceedings of the 2012 Symposium on VLSI Technology (VLSI-Technology), Honolulu, HI, USA.","DOI":"10.1109\/VLSIT.2012.6242440"},{"key":"ref_289","doi-asserted-by":"crossref","first-page":"166","DOI":"10.1016\/j.sse.2012.07.005","article-title":"A novel three-dimensional dual control-gate with surrounding floating-gate (DC-SF) NAND flash cell","volume":"79","author":"Aritome","year":"2013","journal-title":"Solid-State Electron."},{"key":"ref_290","doi-asserted-by":"crossref","first-page":"1327","DOI":"10.1109\/TED.2013.2247606","article-title":"Advanced DC-SF cell technology for 3-D NAND Flash","volume":"60","author":"Aritome","year":"2013","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_291","doi-asserted-by":"crossref","unstructured":"Parat, K., and Dennison, C. (2015, January 7\u20139). A floating gate based 3-D NAND technology with CMOS under array. Proceedings of the 2015 International Electron Devices Meeting (IEDM), Washington, DC, USA.","DOI":"10.1109\/IEDM.2015.7409618"},{"key":"ref_292","unstructured":"Kang, D., Jeong, W., Kim, C., Kim, D.H., Cho, Y.S., Kang, K.T., Ryu, J., Kang, K.M., Lee, S., and Kim, W. (February, January 31). 256 Gb 3 b\/cell V-NAND Flash memory with 48 stacked WL layers. Proceedings of the 2014 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA."},{"key":"ref_293","unstructured":"Choi, J., and Seol, K.S. (2011, January 14\u201316). 3D approaches for non-volatile memory. Proceedings of the 2011 Symposium on VLSI Technology (VLSI-Technology), Kyoto, Japan."},{"key":"ref_294","doi-asserted-by":"crossref","unstructured":"Choi, E.S., and Park, S.K. (2012, January 10\u201313). Device considerations for high density and highly reliable 3D NAND Flash cell in near future. Proceedings of the 2012 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA.","DOI":"10.1109\/IEDM.2012.6479011"},{"key":"ref_295","doi-asserted-by":"crossref","unstructured":"Im, J.W., Jeong, W.P., Kim, D.H., Nam, S.W., Shim, D.K., Choi, M.H., Yoon, H.J., Kim, D.H., Kim, Y.S., and Park, H.W. (2015, January 22\u201326). A 128Gb 3b\/cell V-NAND Flash memory with 1Gb\/s I\/O rate. Proceedings of the 2015 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2015.7062960"},{"key":"ref_296","doi-asserted-by":"crossref","first-page":"204","DOI":"10.1109\/JSSC.2015.2474117","article-title":"A 128 Gb 3 b\/cell V-NAND Flash memory with 1 Gb\/s I\/O rate","volume":"51","author":"Jeong","year":"2016","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_297","unstructured":"Janai, M., and Eitan, B. (2003, January 17\u201321). The kinetics of degradation of data retention of post-cycled NROM non-volatile memory products. Proceedings of the IEEE International Reliability Physics Symposium (IRPS), San Jose, CA, USA."},{"key":"ref_298","doi-asserted-by":"crossref","first-page":"337","DOI":"10.1016\/j.microrel.2014.10.013","article-title":"Investigation on the origin of the anomalous tail bits on nitrided charge trap flash memory","volume":"55","author":"Lee","year":"2015","journal-title":"Microelectron. Reliab."},{"key":"ref_299","doi-asserted-by":"crossref","unstructured":"Goda, A., Miccoli, C., and Monzio Compagnoni, C. (2015, January 7\u20139). Time dependent threshold-voltage fluctuations in NAND Flash memories: From basic physics to impact on array operation. Proceedings of the 2015 International Electron Devices Meeting (IEDM), Washington, DC, USA.","DOI":"10.1109\/IEDM.2015.7409699"},{"key":"ref_300","doi-asserted-by":"crossref","first-page":"628","DOI":"10.1109\/LED.2007.898487","article-title":"Experimental study of data retention in nitride memories by temperature and field acceleration","volume":"28","author":"Spinelli","year":"2007","journal-title":"IEEE Electron Device Lett."},{"key":"ref_301","doi-asserted-by":"crossref","first-page":"1489","DOI":"10.1016\/j.sse.2004.03.013","article-title":"Spatial characterization of localized charge trapping and charge redistribution in the NROM device","volume":"48","author":"Shappir","year":"2004","journal-title":"Solid-State Electron."},{"key":"ref_302","doi-asserted-by":"crossref","unstructured":"Kang, C., Choi, J., Sim, J., Lee, C., Shin, Y., Park, J., Sel, J., Jeon, S., Park, Y., and Kim, K. (2007, January 15\u201319). Effects of lateral charge spreading on the reliability of TANOS (TaN\/AlO\/SiN\/Oxide\/Si) NAND Flash memory. Proceedings of the IEEE International Reliability Physics Symposium, Phoenix, AZ, USA.","DOI":"10.1109\/RELPHY.2007.369887"},{"key":"ref_303","doi-asserted-by":"crossref","first-page":"64","DOI":"10.1016\/j.sse.2012.04.013","article-title":"Comprehensive investigation of the impact of lateral charge migration on retention performance of planar and 3D SONOS devices","volume":"74","author":"Maconi","year":"2012","journal-title":"Solid-State Electron."},{"key":"ref_304","doi-asserted-by":"crossref","first-page":"48","DOI":"10.1109\/LED.2016.2633545","article-title":"Electric field induced nitride trapped charge lateral migration in a SONOS Flash memory","volume":"38","author":"Liu","year":"2017","journal-title":"IEEE Electron Device Lett."},{"key":"ref_305","doi-asserted-by":"crossref","unstructured":"Kang, H.J., Choi, N., Joe, S.M., Seo, J.H., Choi, E., Park, S.K., Park, B.G., and Lee, J.H. (2015, January 15\u201318). Comprehensive analysis of retention characteristics in 3-D NAND Flash memory cells with tube-type poly-Si channel structure. Proceedings of the 2015 Symposium on VLSI Technology (VLSI-Technology), Kyoto, Japan.","DOI":"10.1109\/VLSIT.2015.7223670"},{"key":"ref_306","doi-asserted-by":"crossref","unstructured":"Lun, Z., Liu, S., He, Y., Hou, Y., Zhao, K., Du, G., Liu, X., and Wang, Y. (2014, January 9\u201311). Investigation of retention behavior for 3D charge trapping NAND Flash memory by 2D self-consistent simulation. Proceedings of the 2014 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), Yokohama, Japan.","DOI":"10.1109\/SISPAD.2014.6931583"},{"key":"ref_307","doi-asserted-by":"crossref","unstructured":"Li, X., Huo, Z., Jin, L., Wang, Y., Liu, J., Jiang, D., Yang, X., and Liu, M. (2014, January 28\u201331). Investigation of charge loss mechanisms in 3D TANOS cylindrical junction-less charge trapping memory. Proceedings of the IEEE 12th International Conference on Solid -State and Integrated Circuit Technology (ICSICT), Guilin, China.","DOI":"10.1109\/ICSICT.2014.7021373"},{"key":"ref_308","doi-asserted-by":"crossref","unstructured":"Oh, D., Lee, B., Kwon, E., Kim, S., Cho, G., Park, S., Lee, S., and Hong, S. (2015, January 17\u201320). TCAD simulation of data retention characteristics of charge trap device for 3-D NAND Flash memory. Proceedings of the IEEE International Memory Workshop (IMW), Monterey, CA, USA.","DOI":"10.1109\/IMW.2015.7150306"},{"key":"ref_309","doi-asserted-by":"crossref","first-page":"183","DOI":"10.4313\/TEEM.2015.16.4.183","article-title":"Charge spreading effect of stored charge on retention characteristics in SONOS NAND Flash memory devices","volume":"16","author":"Kim","year":"2015","journal-title":"Trans. Electr. Electron. Mater."},{"key":"ref_310","doi-asserted-by":"crossref","unstructured":"Park, S., Choi, S., Jun, K.S., Kim, H., Rhee, S., and Park, Y.J. (2014, January 22\u201326). Investigation on multiple activation energy of retention in charge trapping memory using self-consistent simulation. Proceedings of the 2014 44th European Solid State Device Research Conference (ESSDERC), Venezia, Italy.","DOI":"10.1109\/ESSDERC.2014.6948755"},{"key":"ref_311","doi-asserted-by":"crossref","first-page":"561","DOI":"10.1109\/LED.2015.2419277","article-title":"Trap profiling in nitride storage layer in 3-D NAND Flash memory using retention characteristics and AC-gm method","volume":"36","author":"Jeong","year":"2015","journal-title":"IEEE Electron Device Lett."},{"key":"ref_312","doi-asserted-by":"crossref","first-page":"1038","DOI":"10.1109\/LED.2010.2058088","article-title":"Charge gain, NBTI, and random telegraph noise in EEPROM Flash memory devices","volume":"31","author":"Janai","year":"2010","journal-title":"IEEE Electron Device Lett."},{"key":"ref_313","doi-asserted-by":"crossref","unstructured":"Janai, M., Bloom, I., and Shur, Y. (2011, January 10\u201314). Charge gain, NBTI recovery and random telegraph noise in localized-trapping NVM devices. Proceedings of the IEEE International Reliability Physics Symposium (IRPS), Monterey, CA, USA.","DOI":"10.1109\/IRPS.2011.5784585"},{"key":"ref_314","unstructured":"Chen, C.P., Lue, H.T., Hsieh, C.C., Chang, K.P., Hsieh, K.Y., and Lu, C.Y. (2010, January 6\u20138). Study of fast initial charge loss and its impact on the programmed states Vt distribution of charge-trapping NAND Flash. Proceedings of the 2010 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA."},{"key":"ref_315","unstructured":"Choi, B., Jang, S.H., Yoon, J., Lee, J., Jeon, M., Lee, Y., Han, J., Lee, J., Kim, D.M., and Kim, D.H. (2016, January 14\u201316). Comprehensive evaluation of early retention (fast charge loss within a few seconds) characteristics in tube-type 3-D NAND Flash memory. Proceedings of the 2016 Symposium on VLSI Technology (VLSI-Technology), Honolulu, HI, USA."},{"key":"ref_316","doi-asserted-by":"crossref","unstructured":"Subirats, A., Arreghini, A., Degraeve, R., Linten, D., den bosch, G.V., and Furnemont, A. (2016, January 15\u201318). In depth analysis of post-program VT instability after electrical stress in 3D SONOS memories. Proceedings of the IEEE International Memory Workshop (IMW), Paris, France.","DOI":"10.1109\/IMW.2016.7495278"},{"key":"ref_317","doi-asserted-by":"crossref","unstructured":"Jeong, M.K., Joe, S.M., Seo, C.S., Han, K.R., Choi, E., Park, S.K., and Lee, J.H. (2012, January 12\u201314). Analysis of random telegraph noise and low frequency noise properties in 3-D stacked NAND Flash memory with tube-type poly-Si channel structure. Proceedings of the 2012 Symposium on VLSI Technology (VLSI-Technology), Honolulu, HI, USA.","DOI":"10.1109\/VLSIT.2012.6242458"},{"key":"ref_318","doi-asserted-by":"crossref","unstructured":"Jeong, M.K., Joe, S.M., Jo, B.S., Kang, H.J., Bae, J.H., Han, K.R., Choi, E., Cho, G., Park, S.K., and Park, B.G. (2012, January 10\u201313). Characterization of traps in 3-D stacked NAND Flash memory devices with tube-type poly-Si channel structure. Proceedings of the 2012 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA.","DOI":"10.1109\/IEDM.2012.6479010"},{"key":"ref_319","doi-asserted-by":"crossref","unstructured":"Kang, D., Lee, C., Hur, S., Song, D., and Choi, J.H. (2014, January 15\u201317). A new approach for trap analysis of vertical NAND Flash cell using RTN characteristics. Proceedings of the 2014 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA.","DOI":"10.1109\/IEDM.2014.7047052"},{"key":"ref_320","doi-asserted-by":"crossref","unstructured":"Nowak, E., Kim, J.H., Kwon, H., Kim, Y.G., Sim, J.S., Lim, S.H., Kim, D.S., Lee, K.H., Park, Y.K., and Choi, J.H. (2012, January 12\u201314). Intrinsic fluctuations in vertical NAND Flash memories. Proceedings of the 2012 Symposium on VLSI Technology (VLSI-Technology), Honolulu, HI, USA.","DOI":"10.1109\/VLSIT.2012.6242441"},{"key":"ref_321","doi-asserted-by":"crossref","first-page":"998","DOI":"10.1109\/LED.2016.2585860","article-title":"Poly-silicon trap position and pass voltage effects on RTN amplitude in a vertical NAND Flash cell string","volume":"37","author":"Chou","year":"2016","journal-title":"IEEE Electron Device Lett."},{"key":"ref_322","doi-asserted-by":"crossref","unstructured":"Hsieh, C.C., Lue, H.T., Hsu, T.H., Du, P.Y., Chiang, K.H., and Lu, C.Y. (2016, January 14\u201316). A Monte Carlo simulation method to predict large-density NAND product memory window from small-array test element group (TEG) verified on a 3D NAND Flash test chip. Proceedings of the 2016 Symposium on VLSI Technology (VLSI-Technology), Honolulu, HI, USA.","DOI":"10.1109\/VLSIT.2016.7573386"},{"key":"ref_323","doi-asserted-by":"crossref","unstructured":"Cappelletti, P. (2015, January 7\u20139). Non volatile memory evolution and revolution. Proceedings of the 2015 International Electron Devices Meeting (IEDM), Washington, DC, USA.","DOI":"10.1109\/IEDM.2015.7409666"},{"key":"ref_324","doi-asserted-by":"crossref","unstructured":"Resnati, D., Goda, A., Spinelli, A.S., and Monzio Compagnoni, C. (2017). Thermal effects in NAND Flash memories: A comparison between 2-D and 3-D arrays. IEEE Electron Device Lett., submitted.","DOI":"10.1109\/LED.2017.2675160"},{"key":"ref_325","doi-asserted-by":"crossref","first-page":"1871","DOI":"10.1109\/TED.2016.2543605","article-title":"A semi-analytical model for macaroni MOSFETs with application to vertical Flash memories","volume":"63","author":"Paolucci","year":"2016","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_326","doi-asserted-by":"crossref","unstructured":"Toledano-Luque, M., Degraeve, R., Roussel, P.J., Luong, V., Tang, B., Lisoni, J.G., Tan, C.L., Arreghini, A., Van den bosch, G., and Groeseneken, G. (2013, January 9\u201311). Statistical spectroscopy of switching traps in deeply scaled vertical poly-Si channel for 3D memories. Proceedings of the 2013 International Electron Devices Meeting (IEDM), Washington, DC, USA.","DOI":"10.1109\/IEDM.2013.6724676"},{"key":"ref_327","unstructured":"Lee, C.M., and Tsui, B.Y. (2013, January 11\u201313). Random telegraph signal noise arising from grain boundary traps in nano-scale poly-Si nanowire thin-film transistors. Proceedings of the 2013 Symposium on VLSI Technology (VLSI-Technology), Kyoto, Japan."},{"key":"ref_328","doi-asserted-by":"crossref","first-page":"5247","DOI":"10.1063\/1.321593","article-title":"The electrical properties of polycrystalline silicon films","volume":"46","author":"Seto","year":"1975","journal-title":"J. Appl. Phys."},{"key":"ref_329","unstructured":"Hashimoto, T., Aoki, M., Yamanaka, T., Kamigaki, Y., and Nishida, T. (1994, January 7\u20139). 1\/f noise in poly-Si MOSFET and strong correlation with oxide traps and grain boundaries. Proceedings of the 1994 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers, Honolulu, HI, USA."},{"key":"ref_330","unstructured":"Brederlow, R., Weber, W., Dahl, C., Schmitt-Landsiedel, D., and Thewes, R. (1988, January 11\u201314). A physically based model for low-frequency noise of poly-silicon resistors. Proceedings of the 1988 International Electron Devices Meeting (IEDM), San Francisco, CA, USA."},{"key":"ref_331","doi-asserted-by":"crossref","unstructured":"Kang, H.J., Jeong, M.K., Joe, S.M., Seo, J.H., Park, S.K., Jin, S.H., Park, B.G., and Lee, J.H. (2014, January 9\u201312). Effect of traps on transient bit-line current behavior in word-line stacked NAND Flash memory with poly-Si body. Proceedings of the 2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers, Honolulu, HI, USA.","DOI":"10.1109\/VLSIT.2014.6894348"},{"key":"ref_332","doi-asserted-by":"crossref","unstructured":"Tsai, W.J., Lin, W.L., Cheng, C.C., Ku, S.H., Chou, Y.L., Liu, L., Hwang, S.W., Lu, T.C., Chen, K.C., and Wang, T. (2016, January 3\u20137). Polycrystalline-silicon channel trap induced transient read instability in a 3D NAND Flash cell string. Proceedings of the 2016 International Electron Devices Meeting (IEDM), San Francisco, CA, USA.","DOI":"10.1109\/IEDM.2016.7838395"},{"key":"ref_333","doi-asserted-by":"crossref","unstructured":"Degraeve, R., Toledano-Luque, M., Suhane, A., den bosch, G.V., Arreghini, A., Tang, B., Kaczer, B., Roussel, P., Kar, G.S., Houdt, J.V., and Groeseneken, G. (2011, January 5\u20137). Statistical characterization of current paths in narrow poly-Si channels. Proceedings of the 2011 International Electron Devices Meeting (IEDM), Washington, DC, USA.","DOI":"10.1109\/IEDM.2011.6131540"},{"key":"ref_334","doi-asserted-by":"crossref","unstructured":"Toledano-Luque, M., Degraeve, R., Kaczer, B., Tang, B., Roussel, P.J., Weckx, P., Franco, J., Arreghini, A., Suhane, A., and Kar, G.S. (2012, January 10\u201313). Quantitative and predictive model of reading current variability in deeply scaled vertical poly-Si channel for 3D memories. Proceedings of the 2012 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA.","DOI":"10.1109\/IEDM.2012.6479009"},{"key":"ref_335","doi-asserted-by":"crossref","first-page":"5044","DOI":"10.1166\/jnn.2016.12251","article-title":"Dependence of grain size on the performance of a polysilicon channel TFT for 3D NAND Flash memory","volume":"16","author":"Kim","year":"2016","journal-title":"J. Nanosci. Nanotechnol."},{"key":"ref_336","doi-asserted-by":"crossref","first-page":"3056","DOI":"10.1109\/TED.2007.907802","article-title":"Poly-Si-gate-related variability in decananometer MOSFETs with conventional architecture","volume":"54","author":"Brown","year":"2007","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_337","doi-asserted-by":"crossref","first-page":"5565","DOI":"10.1063\/1.324477","article-title":"Transport properties of polycrystalline silicon films","volume":"49","author":"Baccarani","year":"1978","journal-title":"J. Appl. Phys."},{"key":"ref_338","doi-asserted-by":"crossref","first-page":"818","DOI":"10.1109\/T-ED.1981.20437","article-title":"Modeling and optimization of monolithic polycrystalline silicon resistors","volume":"28","author":"Lu","year":"1981","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_339","doi-asserted-by":"crossref","first-page":"913","DOI":"10.1016\/S0038-1101(00)00022-8","article-title":"Grain and grain-boundary control of the transfer characteristics of large-grain polycrystalline silicon thin-film transistors","volume":"44","author":"Farmakis","year":"2000","journal-title":"Solid-State Electron."},{"key":"ref_340","doi-asserted-by":"crossref","unstructured":"Hsiao, Y.H., Lue, H.T., Chen, W.C., Chen, C.P., Chang, K.P., Shih, Y.H., Tsui, B.Y., and Lu, C.Y. (2012, January 10\u201313). Modeling the variability caused by random grain boundary and trap-location induced asymmetrical read behavior for a tight-pitch vertical gate 3D NAND Flash memory using double-gate thin-film transistor (TFT) device. Proceedings of the 2012 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA.","DOI":"10.1109\/IEDM.2012.6479111"},{"key":"ref_341","doi-asserted-by":"crossref","first-page":"2064","DOI":"10.1109\/TED.2014.2318716","article-title":"Modeling the impact of random grain boundary traps on the electrical behavior of vertical gate 3-D NAND Flash memory devices","volume":"61","author":"Hsiao","year":"2014","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_342","doi-asserted-by":"crossref","first-page":"1211","DOI":"10.1109\/TED.2014.2308951","article-title":"Simulation and investigation of random grain-boundary-induced variabilities for stackable NAND Flash using 3-D Voronoi grain patterns","volume":"61","author":"Yang","year":"2014","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_343","doi-asserted-by":"crossref","unstructured":"Kim, J., Lee, J., Oh, H., Rim, T., Baek, C.K., Meyyappan, M., and Lee, J.S. (2014, January 20\u201322). The variability due to random discrete dopant and grain boundary in 3D NAND unit cell. Proceedings of the 12th International Naval Engineering Conference and Exhibition, Amsterdam, The Netherlands.","DOI":"10.1109\/INEC.2014.7460420"},{"key":"ref_344","doi-asserted-by":"crossref","first-page":"2488","DOI":"10.1109\/TED.2015.2438001","article-title":"A novel approach using discrete grain-boundary traps to study the variability of 3-D vertical-gate NAND Flash memory cells","volume":"62","author":"Wang","year":"2015","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_345","doi-asserted-by":"crossref","unstructured":"Degraeve, R., Clima, S., Putcha, V., Kaczer, B., Roussel, P., Linten, D., Groeseneken, G., Arreghini, A., Karner, M., and Kernstock, C. (2015, January 7\u20139). Statistical poly-Si grain boundary model with discrete charging defects and its 2D and 3D implementation for vertical 3D NAND channels. Proceedings of the 2015 International Electron Devices Meeting (IEDM), Washington, DC, USA.","DOI":"10.1109\/IEDM.2015.7409636"},{"key":"ref_346","unstructured":"Lun, Z., Shen, L., Cong, Y., Du, G., Liu, X., and Wang, Y. (2015, January 14\u201315). Investigation of the impact of grain boundary on threshold voltage of 3-D MLC NAND Flash memory. Proceedings of the 2015 Silicon Nanoelectronics Workshop (SNW), Kyoto, Japan."},{"key":"ref_347","doi-asserted-by":"crossref","first-page":"113","DOI":"10.1016\/j.mee.2015.09.018","article-title":"Effects of single grain boundary and random interface traps on electrical variations of sub-30 nm polysilicon nanowire structures","volume":"149","author":"Oh","year":"2016","journal-title":"Microelectron. Eng."},{"key":"ref_348","doi-asserted-by":"crossref","unstructured":"Degraeve, R., Toledano-Luque, M., Arreghini, A., Tang, B., Capogreco, E., Lisoni, J., Roussel, P., Kaczer, B., Van den bosch, G., and Groeseneken, G. (2013, January 9\u201311). Characterizing grain size and defect energy distribution in vertical SONOS poly-Si channels by means of a resistive network model. Proceedings of the 2013 International Electron Devices Meeting (IEDM), Washington, DC, USA.","DOI":"10.1109\/IEDM.2013.6724675"},{"key":"ref_349","doi-asserted-by":"crossref","unstructured":"Yoo, W.S., Ishigaki, T., Ueda, T., Kang, K., Kwak, N.Y., Sheen, D.S., Kim, S.S., Ko, M.S., Shin, W.S., and Lee, B.S. (2014, January 27\u201329). Grain size monitoring of 3D Flash memory channel poly-Si using multiwavelength Raman spectroscopy. Proceedings of the 14th Annual Non-Volatile Memory Technology Symposium (NVMTS), Jeju, Korea.","DOI":"10.1109\/NVMTS.2014.7060843"},{"key":"ref_350","doi-asserted-by":"crossref","first-page":"6190","DOI":"10.1021\/nl5024468","article-title":"Density and energy distribution of interface states in the grain boundaries of polysilicon nanowire","volume":"14","author":"Amit","year":"2014","journal-title":"Nano Lett."},{"key":"ref_351","doi-asserted-by":"crossref","first-page":"355201-1","DOI":"10.1088\/0957-4484\/26\/35\/355201","article-title":"Potential barrier height at the grain boundaries of a poly-silicon nanowire","volume":"26","author":"Shamir","year":"2015","journal-title":"Nanotechnology"},{"key":"ref_352","doi-asserted-by":"crossref","first-page":"4728","DOI":"10.1063\/1.357240","article-title":"Carrier transport in polycrystalline silicon films deposited by a layer-by-layer technique","volume":"76","author":"He","year":"1994","journal-title":"J. Appl. Phys."},{"key":"ref_353","doi-asserted-by":"crossref","first-page":"1856","DOI":"10.1109\/TED.2004.837388","article-title":"On the conduction mechanism in polycrystalline silicon thin-film transistors","volume":"51","author":"Walker","year":"2004","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_354","unstructured":"Shim, K.S., Choi, E.S., Jung, S.W., Kim, S.H., Yoo, H.S., Jeon, K.S., Joo, H.S., Oh, J.S., Jang, Y.S., and Park, K.J. (2012, January 20\u201323). Inherent issues and challenges of program disturbance of 3D NAND Flash cell. Proceedings of the 2012 4th IEEE International Memory Workshop (IMW), Milan, Italy."},{"key":"ref_355","doi-asserted-by":"crossref","unstructured":"Yoo, H., Choi, E., Oh, J., Park, K., Jung, S., Kim, S., Shim, K., Joo, H., Jeon, K., and Seo, M. (2013, January 26\u201329). Modeling and optimization of the chip level program disturbance of 3D NAND Flash memory. Proceedings of the 2013 5th IEEE International Memory Workshop (IMW), Monterey, CA, USA.","DOI":"10.1109\/IMW.2013.6582120"},{"key":"ref_356","unstructured":"Komori, Y., Kido, M., Kito, M., Katsumata, R., Fukuzumi, Y., Tanaka, H., Nagata, Y., Ishiduki, M., Aochi, H., and Nitayama, A. (2008, January 15\u201317). Disturbless Flash memory due to high boost efficiency on BiCS structure and optimal memory film stack for ultra high density storage device. Proceedings of the 2008 International Electron Devices Meeting (IEDM), San Francisco, CA, USA."},{"key":"ref_357","doi-asserted-by":"crossref","first-page":"070304-1","DOI":"10.7567\/JJAP.53.070304","article-title":"New program inhibition scheme for high boosting efficiency in three-dimensional NAND array","volume":"53","author":"Seo","year":"2014","journal-title":"Jpn. J. Appl. Phys."},{"key":"ref_358","doi-asserted-by":"crossref","first-page":"06GE02-1","DOI":"10.7567\/JJAP.52.06GE02","article-title":"Body doping profile of select device to minimize program disturbance in three-dimensional stack NAND Flash","volume":"52","author":"Choe","year":"2013","journal-title":"Jpn. J. Appl. Phys."},{"key":"ref_359","doi-asserted-by":"crossref","unstructured":"Chang, Y.M., Chang, Y.H., Kuo, T.W., Li, H.P., and Li, Y.C. (2013, January 18\u201321). A disturb-alleviation scheme for 3D Flash memory. Proceedings of the 2013 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), San Jose, CA, USA.","DOI":"10.1109\/ICCAD.2013.6691152"},{"key":"ref_360","doi-asserted-by":"crossref","first-page":"1467","DOI":"10.1109\/TC.2015.2451660","article-title":"Disturbance relaxation for 3D Flash memory","volume":"65","author":"Chang","year":"2016","journal-title":"IEEE Trans. Comput."},{"key":"ref_361","unstructured":"Chang, K.P., Lue, H.T., Chen, C.P., Chen, C.F., Chen, Y.R., Hsiao, Y.H., Hsieh, C.C., Shih, Y.H., Yang, T., and Chen, K.C. (2012, January 20\u201323). Memory architecture of 3D vertical gate (3DVG) NAND Flash using plural island-gate SSL decoding method and study of its program inhibit characteristics. Proceedings of the 2012 4th IEEE International Memory Workshop (IMW), Milan, Italy."},{"key":"ref_362","doi-asserted-by":"crossref","first-page":"1047","DOI":"10.1109\/TED.2016.2520965","article-title":"Z-interference and Z-disturbance in vertical gate-type 3-D NAND","volume":"63","author":"Yeh","year":"2016","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_363","doi-asserted-by":"crossref","first-page":"42","DOI":"10.1109\/LED.2013.2288991","article-title":"Suppression of read disturb fail caused by boosting hot carrier injection effect for 3-D stack NAND Flash memories","volume":"35","author":"Choe","year":"2014","journal-title":"IEEE Electron Device Lett."},{"key":"ref_364","doi-asserted-by":"crossref","first-page":"1566","DOI":"10.1109\/LED.2016.2619903","article-title":"Down-coupling phenomenon of floating channel in 3D NAND Flash memory","volume":"37","author":"Kim","year":"2016","journal-title":"IEEE Electron Device Lett."}],"container-title":["Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/2073-431X\/6\/2\/16\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T18:33:09Z","timestamp":1760207589000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/2073-431X\/6\/2\/16"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4,21]]},"references-count":364,"journal-issue":{"issue":"2","published-online":{"date-parts":[[2017,6]]}},"alternative-id":["computers6020016"],"URL":"https:\/\/doi.org\/10.3390\/computers6020016","relation":{},"ISSN":["2073-431X"],"issn-type":[{"value":"2073-431X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,4,21]]}}}