{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T15:42:33Z","timestamp":1760197353621,"version":"build-2065373602"},"reference-count":36,"publisher":"MDPI AG","issue":"2","license":[{"start":{"date-parts":[[2018,3,27]],"date-time":"2018-03-27T00:00:00Z","timestamp":1522108800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-0953447"],"award-info":[{"award-number":["CNS-0953447"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Computers"],"abstract":"<jats:p>Designers can reduce design space exploration time and efforts using the design space subsetting method that removes energy-redundant configurations. However, the subsetting method requires a priori knowledge of all applications. We analyze the impact of a priori application knowledge on the subset quality by varying the amount of a priori application information available to designers during design time from no information to a general knowledge of the application domain. The results showed that only a small set of applications representative of the anticipated applications\u2019 general domains alleviated the design efforts and was sufficient to provide energy savings within 5.6% of the complete, unsubsetted design space. Furthermore, since using a small set of applications was likely to reduce the design space exploration time, we analyze and quantify the impact of a priori applications knowledge on the speedup in the execution time to select the desired configurations. The results revealed that a basic knowledge of the anticipated applications reduced the subset design space exploration time by up to 6.6X.<\/jats:p>","DOI":"10.3390\/computers7020021","type":"journal-article","created":{"date-parts":[[2018,3,27]],"date-time":"2018-03-27T12:17:24Z","timestamp":1522153044000},"page":"21","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Low Effort Design Space Exploration Methodology for Configurable Caches"],"prefix":"10.3390","volume":"7","author":[{"given":"Mohamad","family":"Alsafrjalani","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Miami, Coral Gables, FL 33146, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ann","family":"Gordon-Ross","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL 32608, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"1968","published-online":{"date-parts":[[2018,3,27]]},"reference":[{"key":"ref_1","doi-asserted-by":"crossref","unstructured":"Alsafrjalani, M.H., and Gordon-Ross, A. (2014, January 26\u201328). Dynamic Scheduling for Reduced Energy in Configuration-Subsetted Heterogeneous Multicore Systems. Proceedings of the 2014 12th IEEE International Conference on Embedded and Ubiquitous Computing, Milano, Italy.","DOI":"10.1109\/EUC.2014.12"},{"key":"ref_2","unstructured":"Albonesi, D.H. (July, January 27). Dynamic IPC\/clock rate optimization. Proceedings of the 25th Annual International Symposium on Computer Architecture (Cat. No. 98CB36235), Barcelona, Spain."},{"key":"ref_3","doi-asserted-by":"crossref","unstructured":"Malik, A., Moyer, B., and Cermak, D. (2000, January 25\u201327). A low power unified cache architecture providing power and performance flexibility. Proceedings of the 2000 International Symposium on Low Power Electronics and Design, ISLPED \u201800, Rapallo, Italy.","DOI":"10.1145\/344166.344610"},{"key":"ref_4","doi-asserted-by":"crossref","unstructured":"Zhang, C., Vahid, F., and Najjar, W. (2003, January 9\u201311). A highly configurable cache architecture for embedded systems. Proceedings of the 30th Annual International Symposium on Computer Architecture, San Diego, CA, USA.","DOI":"10.1145\/859618.859635"},{"key":"ref_5","doi-asserted-by":"crossref","unstructured":"Chen, L., Zou, X., Lei, J., and Liu, Z. (2007, January 24\u201327). Dynamically Reconfigurable Cache for Low-Power Embedded System. Proceedings of the Third International Conference on Natural Computation (ICNC 2007), Haikou, China.","DOI":"10.1109\/ICNC.2007.346"},{"key":"ref_6","doi-asserted-by":"crossref","unstructured":"Palesi, M., and Givargis, T. (2002, January 8). Multi-objective design space exploration using genetic algorithms. Proceedings of the Tenth International Symposium on Hardware\/Software Codesign. CODES 2002 (IEEE Cat. No. 02TH8627), Estes Park, CO, USA.","DOI":"10.1145\/774789.774804"},{"key":"ref_7","unstructured":"Zhang, C., and Vahid, F. (2003, January 9\u201311). Cache configuration exploration on prototyping platforms. Proceedings of the 14th IEEE International Workshop on Rapid Systems Prototyping, San Diego, CA, USA."},{"key":"ref_8","doi-asserted-by":"crossref","unstructured":"Ghosh, A., and Givagis, T. (2003, January 9\u201313). Cache optimization for embedded processor cores: An analytical approach. Proceedings of the ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No. 03CH37486), San Jose, CA, USA.","DOI":"10.1109\/ICCAD.2003.159709"},{"key":"ref_9","doi-asserted-by":"crossref","unstructured":"Gordon-Ross, A., Viana, P.A., Vahid, F., Najjar, W., and Barros, E. (2007, January 16\u201320). A One-Shot Configurable-Cache Tuner for Improved Energy and Performance. Proceedings of the 2007 Design, Automation & Test in Europe Conference & Exhibition, Nice, France.","DOI":"10.1109\/DATE.2007.364686"},{"key":"ref_10","doi-asserted-by":"crossref","unstructured":"Wang, W., and Mishra, P. (2009, January 13\u201315). Dynamic Reconfiguration of Two-Level Caches in Soft Real-Time Embedded Systems. Proceedings of the 2009 IEEE Computer Society Annual Symposium on VLSI, Tampa, FL, USA.","DOI":"10.1109\/ISVLSI.2009.22"},{"key":"ref_11","doi-asserted-by":"crossref","unstructured":"Viana, P., Gordon-Ross, A., Keogh, E., Barros, E., and Vahid, F. (2006, January 24\u201328). Configurable cache subsetting for fast cache tuning. Proceedings of the 2006 43rd ACM\/IEEE Design Automation Conference, San Francisco, CA, USA.","DOI":"10.1109\/DAC.2006.229310"},{"key":"ref_12","unstructured":"Keogh, E., Chu, S., Hart, D., and Pazzani, M. (December, January 29). An online algorithm for segmenting time series. Proceedings of the 2001 IEEE International Conference on Data Mining, San Jose, CA, USA."},{"key":"ref_13","doi-asserted-by":"crossref","unstructured":"Khan, O., and Kundu, S. (2010, January 16\u201318). A model to exploit power-performance efficiency in superscalar processors via structure resizing. Proceedings of the 20th ACM Great Lakes Symposium on VLSI (GLSVLSI \u201810), New York, NY, USA.","DOI":"10.1145\/1785481.1785534"},{"key":"ref_14","doi-asserted-by":"crossref","unstructured":"Adegbija, T., and Gordon-Ross, A. (2016, January 11\u201313). Phase-Based Dynamic Instruction Window Optimization for Embedded Systems. Proceedings of the 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), Pittsburgh, PA, USA.","DOI":"10.1109\/ISVLSI.2016.96"},{"key":"ref_15","doi-asserted-by":"crossref","first-page":"1392","DOI":"10.1109\/TVLSI.2011.2160001","article-title":"Exploiting Process Variability in Voltage\/Frequency Control","volume":"20","author":"Herbert","year":"2012","journal-title":"IEEE Trans. Large Scale Integr. (VLSI) Syst."},{"key":"ref_16","unstructured":"Ernst, D., Kim, N.S., Das, S., Pant, S., Rao, R., Pham, T., Ziesler, C., Blaauw, D., Austin, T., and Flautner, K. (2003, January 3\u20135). Razor: A low-power pipeline based on circuit-level timing speculation. Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture, MICRO-36, San Diego, CA, USA."},{"key":"ref_17","doi-asserted-by":"crossref","first-page":"302","DOI":"10.1145\/1555815.1555793","article-title":"Thread motion: Fine-grained power management for multi-core systems","volume":"37","author":"Rangan","year":"2009","journal-title":"SIGARCH Comput. Archit. News"},{"key":"ref_18","unstructured":"Semeraro, G., Magklis, G., Balasubramonian, D., Albonesi, S., Dwarkadas, H., and Scott, M. (2002, January 2\u20136). Energy-efficient processor design using multiple clock domains with dynamic voltage and frequency scaling. Proceedings of the Eighth International Symposium on High Performance Computer Architecture, Boston, MA, USA."},{"key":"ref_19","doi-asserted-by":"crossref","unstructured":"Silvano, C., Palermo, G., Xydis, S., and Stamelakos, I. (2014, January 24\u201328). Voltage island management in near threshold manycore architectures to mitigate dark silicon. Proceedings of the 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE), Dresden, Germany.","DOI":"10.7873\/DATE.2014.214"},{"key":"ref_20","doi-asserted-by":"crossref","unstructured":"Jejurikar, R., Pereira, C., and Gupta, R. (2004, January 7\u201311). Leakage aware dynamic voltage scaling for real-time embedded systems. Proceedings of the 41st Design Automation Conference, San Diego, CA, USA.","DOI":"10.1145\/996566.996650"},{"key":"ref_21","doi-asserted-by":"crossref","unstructured":"Mantovani, P., Cota, E.G., Tien, K., Pilato, C., Di Guglielmo, G., Shepard, K., and Carloni, L.P. (2016, January 5\u20139). An FPGA-based infrastructure for fine-grained DVFS analysis in high-performance embedded systems. Proceedings of the 53rd ACM Annual Design Automation Conference (DAC \u201816), Austin, TX, USA.","DOI":"10.1145\/2897937.2897984"},{"key":"ref_22","unstructured":"Folegnani, D., and Gonzalez, A. (July, January 30). Energy-effective issue logic. Proceedings of the 28th Annual International Symposium on Computer Architecture, Goteborg, Sweden."},{"key":"ref_23","doi-asserted-by":"crossref","unstructured":"Ishihara, T., and Yasuura, H. (1998, January 10\u201312). Voltage scheduling problem for dynamically variable voltage processors. Proceedings of the 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No. 98TH8379), Monterey, CA, USA.","DOI":"10.1145\/280756.280894"},{"key":"ref_24","doi-asserted-by":"crossref","first-page":"2626","DOI":"10.1109\/TCAD.2006.882588","article-title":"Reducing Conflict Misses by Application-Specific Reconfigurable Indexing","volume":"25","author":"Patel","year":"2006","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"ref_25","unstructured":"Zhang, C., Vahid, F., and Najjar, W. (2003, January 20\u201321). Energy benefits of a configurable line size cache for embedded systems. Proceedings of the IEEE Computer Society Annual Symposium on VLSI, Tampa, FL, USA."},{"key":"ref_26","doi-asserted-by":"crossref","unstructured":"Biglari, M., Barijough, K.M., Goudarzi, M., and Pourmohseni, B. (2015, January 7\u20138). A fine-grained configurable cache architecture for soft processors. Proceedings of the 2015 18th CSI International Symposium on Computer Architecture and Digital Systems (CADS), Tehran, Iran.","DOI":"10.1109\/CADS.2015.7377783"},{"key":"ref_27","unstructured":"Chiou, D., Devadas, S., Rudolph, L., and Ang, B. (, January November). Dynamic Cache Partitioning via Columnization. Proceedings of the MIT Computation Structures Group Memo 430, Cambridge, MA, USA."},{"key":"ref_28","doi-asserted-by":"crossref","first-page":"1317","DOI":"10.1109\/TCAD.2002.804107","article-title":"Platune: A tuning framework for system-on-a-chip platforms","volume":"21","author":"Givargis","year":"2002","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"ref_29","doi-asserted-by":"crossref","first-page":"1816","DOI":"10.1109\/TCAD.2009.2028681","article-title":"ReSPIR: A response surface-based Pareto iterative refinement for application-specific design space exploration","volume":"28","author":"Palermo","year":"2009","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"ref_30","unstructured":"Gordon-Ross, A., Vahid, F., and Dutt, N. (2004, January 16\u201320). Automatic tuning of two-level caches to embedded applications. Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, Paris, France."},{"key":"ref_31","doi-asserted-by":"crossref","first-page":"80","DOI":"10.1109\/TVLSI.2008.2002459","article-title":"Fast Configurable-Cache Tuning with a Unified Second-Level Cache","volume":"17","author":"Vahid","year":"2009","journal-title":"IEEE Trans. Large Scale Integr. (VLSI) Syst."},{"key":"ref_32","unstructured":"Rawlins, M., and Gordon-Ross, A. (February, January 30). An application classification guided cache tuning heuristic for multi-core architectures. Proceedings of the 17th Asia and South Pacific Design Automation Conference, Sydney, Australia."},{"key":"ref_33","unstructured":"EEMBC (2017, December 19). The Embedded Microprocessor Benchmark Consortium. Available online: https:\/\/www.eembc.org\/benchmark\/automotive_sl.php."},{"key":"ref_34","unstructured":"(2017, December 19). Mediabench Consortium. Available online: http:\/\/euler.slu.edu\/~fritts\/mediabench\/."},{"key":"ref_35","unstructured":"Reinman, G., and Jouppi, N.P. (2017, December 19). COMPAQ Western Research Lab: CACTI2.0: An Integrated Cache Timing and Power Model. Available online: http:\/\/www.hpl.hp.com\/research\/cacti\/cacti2.pdf."},{"key":"ref_36","unstructured":"Burger, D., Austin, T.M., and Bennet, S. (1996). Evaluating Future Microprocessors: The Simplescalar Tools Set, University of Wisconsin-Madison, Computer Sciences Department. Technical Report CS-TR-1996-1308, CS."}],"container-title":["Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/2073-431X\/7\/2\/21\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T14:58:41Z","timestamp":1760194721000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/2073-431X\/7\/2\/21"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3,27]]},"references-count":36,"journal-issue":{"issue":"2","published-online":{"date-parts":[[2018,6]]}},"alternative-id":["computers7020021"],"URL":"https:\/\/doi.org\/10.3390\/computers7020021","relation":{},"ISSN":["2073-431X"],"issn-type":[{"type":"electronic","value":"2073-431X"}],"subject":[],"published":{"date-parts":[[2018,3,27]]}}}