{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,22]],"date-time":"2026-03-22T06:40:19Z","timestamp":1774161619845,"version":"3.50.1"},"reference-count":40,"publisher":"MDPI AG","issue":"2","license":[{"start":{"date-parts":[[2018,5,15]],"date-time":"2018-05-15T00:00:00Z","timestamp":1526342400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Computers"],"abstract":"<jats:p>With the sharp rise of functionalities and connectivities in multi-core embedded systems, these systems have become notably vulnerable to security attacks. Conventional software security mechanisms fail to deliver full safety and also affect the system performance significantly. In this paper, a hardware-based security procedure is proposed to handle critical information in real-time through comprehensive separation without needing any help from the software. To evaluate the proposed system, an authentication system based on an image procession solution has been implemented on a reconfigurable device. In addition, the proposed security mechanism is evaluated for the Networks-on-chips, where minimal area, power consumption and performance overheads are achieved.<\/jats:p>","DOI":"10.3390\/computers7020031","type":"journal-article","created":{"date-parts":[[2018,5,15]],"date-time":"2018-05-15T11:36:13Z","timestamp":1526384173000},"page":"31","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["Hardware-Assisted Secure Communication in Embedded and Multi-Core Computing Systems"],"prefix":"10.3390","volume":"7","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0275-7133","authenticated-orcid":false,"given":"Ahmed","family":"Saeed","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, COMSATS Institute of Information Technology, 54000 Lahore, Pakistan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4612-1142","authenticated-orcid":false,"given":"Ali","family":"Ahmadinia","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Information Systems, California State University San Marcos, San Marcos, CA 92096, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9669-5067","authenticated-orcid":false,"given":"Mike","family":"Just","sequence":"additional","affiliation":[{"name":"School of Mathematical and Computer Sciences, Heriot-Watt University, Edinburgh EH14 4AS, UK"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"1968","published-online":{"date-parts":[[2018,5,15]]},"reference":[{"key":"ref_1","doi-asserted-by":"crossref","first-page":"518","DOI":"10.1109\/MDT.2007.188","article-title":"Guest Editors\u2019 Introduction: Security and Trust in Embedded-Systems Design","volume":"24","author":"Schaumont","year":"2007","journal-title":"IEEE Des. Test Comput."},{"key":"ref_2","doi-asserted-by":"crossref","first-page":"461","DOI":"10.1145\/1015047.1015049","article-title":"Security in embedded systems: Design challenges","volume":"3","author":"Ravi","year":"2004","journal-title":"ACM Trans. Embed. Comput. Syst."},{"key":"ref_3","unstructured":"Song, D.X., Wagner, D., and Tian, X. (2001, January 13\u201317). Timing Analysis of Keystrokes and Timing Attacks on SSH. Proceedings of the USENIX Security Symposium, Washington, DC, USA."},{"key":"ref_4","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/MSP.2008.135","article-title":"Virtualization and hardware-based security","volume":"6","author":"Perez","year":"2008","journal-title":"IEEE Secur. Priv."},{"key":"ref_5","doi-asserted-by":"crossref","first-page":"85","DOI":"10.1145\/1037947.1024404","article-title":"Secure Program Execution via Dynamic Information Flow Tracking","volume":"32","author":"Suh","year":"2004","journal-title":"SIGARCH Comput. Archit. News"},{"key":"ref_6","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1145\/2442087.2442088","article-title":"A survey and taxonomy of on-chip monitoring of multicore systems-on-chip","volume":"18","author":"Kornaros","year":"2013","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"key":"ref_7","unstructured":"Arora, D., Ravi, S., Raghunathan, A., and Jha, N. (2005, January 7\u201311). Secure embedded processing through hardware-assisted run-time monitoring. Proceedings of the Design, Automation and Test in Europe, Munich, Germany."},{"key":"ref_8","doi-asserted-by":"crossref","first-page":"847","DOI":"10.1109\/TC.2010.32","article-title":"Hardware Support for Secure Processing in Embedded Systems","volume":"59","author":"Mao","year":"2010","journal-title":"IEEE Trans. Comput."},{"key":"ref_9","doi-asserted-by":"crossref","first-page":"94","DOI":"10.1109\/LES.2012.2218630","article-title":"Hardware-Assisted Detection of Malicious Software in Embedded Systems","volume":"4","author":"Rahmatian","year":"2012","journal-title":"IEEE Embed. Syst. Lett."},{"key":"ref_10","unstructured":"Yoon, M.K., Mohan, S., Choi, J., Kim, J.E., and Sha, L. (2013, January 9\u201311). SecureCore: A multicore-based intrusion detection architecture for real-time embedded systems. Proceedings of the 2013 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS), Philadelphia, PA, USA."},{"key":"ref_11","doi-asserted-by":"crossref","unstructured":"Yan, Q., Li, Y., Li, T., and Deng, R. (2009). Insights into malware detection and prevention on mobile phones. Security Technology, Springer.","DOI":"10.1007\/978-3-642-10847-1_30"},{"key":"ref_12","doi-asserted-by":"crossref","unstructured":"Rathgeb, C.T., and Peterson, G.D. (2009, January 13\u201315). Secure Processing Using Dynamic Partial Reconfiguration. Proceedings of the 5th Annual Workshop on Cyber Security and Information Intelligence Research: Cyber Security and Information Intelligence Challenges and Strategies, CSIIRW \u201909, Oak Ridge, TN, USA.","DOI":"10.1145\/1558607.1558674"},{"key":"ref_13","doi-asserted-by":"crossref","first-page":"168","DOI":"10.1145\/356989.357005","article-title":"Architectural Support for Copy and Tamper Resistant Software","volume":"35","author":"Lie","year":"2000","journal-title":"SIGPLAN Not."},{"key":"ref_14","unstructured":"Suh, G.E., Clarke, D., Gassend, B., van Dijk, M., and Devadas, S. (2003, January 23\u201326). AEGIS: Architecture for Tamper-evident and Tamper-resistant Processing. Proceedings of the 17th Annual International Conference on Supercomputing, ICS \u201903, San Francisco, CA, USA."},{"key":"ref_15","doi-asserted-by":"crossref","first-page":"87","DOI":"10.1109\/TC.2010.215","article-title":"Effective and Efficient Memory Protection Using Dynamic Tainting","volume":"61","author":"Doudalis","year":"2012","journal-title":"IEEE Trans. Comput."},{"key":"ref_16","doi-asserted-by":"crossref","first-page":"121","DOI":"10.1145\/2365864.2151042","article-title":"Libdft: Practical Dynamic Data Flow Tracking for Commodity Systems","volume":"47","author":"Kemerlis","year":"2012","journal-title":"SIGPLAN Not."},{"key":"ref_17","unstructured":"Trusted Computing Group (2018, March 15). TPM Spectfications for Embedded Systems. Available online: http:\/\/www.trustedcomputinggroup.org\/developers\/embedded_systems."},{"key":"ref_18","unstructured":"ARM (2018, March 15). TrustZone. Available online: http:\/\/arm.com\/products\/processors\/technologies\/trustzone."},{"key":"ref_19","unstructured":"Intel (2018, March 15). VT-d. Available online: http:\/\/software.intel.com\/en-us\/articles\/intel-virtualization-technology-for-directed-io-vt-d."},{"key":"ref_20","first-page":"40","article-title":"A survey of security issues in hardware virtualization","volume":"45","year":"2013","journal-title":"ACM Comput. Surv."},{"key":"ref_21","doi-asserted-by":"crossref","first-page":"446","DOI":"10.1109\/SURV.2012.013012.00028","article-title":"A survey on security for mobile devices","volume":"15","author":"Martinelli","year":"2013","journal-title":"IEEE Commun. Surv. Tutor."},{"key":"ref_22","doi-asserted-by":"crossref","first-page":"1216","DOI":"10.1109\/TC.2008.69","article-title":"Secure Memory Accesses on Networks-on-Chip","volume":"57","author":"Fiorin","year":"2008","journal-title":"IEEE Trans. Comput."},{"key":"ref_23","doi-asserted-by":"crossref","unstructured":"Lukovic, S., and Christianos, N. (2010, January 24). Enhancing network-on-chip components to support security of processing elements. Proceedings of the 5th Workshop on Embedded Systems Security, WESS \u201910, Scottsdale, AZ, USA.","DOI":"10.1145\/1873548.1873560"},{"key":"ref_24","doi-asserted-by":"crossref","unstructured":"Porquet, J., Greiner, A., and Schwarz, C. (2011, January 14\u201318). NoC-MPU: A secure architecture for flexible co-hosting on shared memory MPSoCs. Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE), Grenoble, France.","DOI":"10.1109\/DATE.2011.5763291"},{"key":"ref_25","doi-asserted-by":"crossref","unstructured":"Wassel, H.M.G., Gao, Y., Oberg, J.K., Huffmire, T., Kastner, R., Chong, F.T., and Sherwood, T. (2013, January 23\u201327). SurfNoC: A Low Latency and Provably Non-interfering Approach to Secure Networks-on-chip. Proceedings of the 40th Annual International Symposium on Computer Architecture, ISCA \u201913, Tel-Aviv, Israel.","DOI":"10.1145\/2485922.2485972"},{"key":"ref_26","doi-asserted-by":"crossref","first-page":"57","DOI":"10.1109\/MM.2014.46","article-title":"Networks on Chip with Provable Security Properties","volume":"34","author":"Wassel","year":"2014","journal-title":"IEEE Micro"},{"key":"ref_27","doi-asserted-by":"crossref","first-page":"1344","DOI":"10.1109\/TCAD.2015.2448684","article-title":"Security in MPSoCs: A NoC Firewall and an Evaluation Framework","volume":"34","author":"Grammatikakis","year":"2015","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"ref_28","doi-asserted-by":"crossref","unstructured":"Hu, Y., M\u00fcller-Gritschneder, D., Sepulveda, M.J., Gogniat, G., and Schlichtmann, U. (2015, January 19). Automatic ILP-based Firewall Insertion for Secure Application-Specific Networks-on-Chip. Proceedings of the 2015 Ninth International Workshop on Interconnection Network Architectures: On-Chip, Multi-Chip (INA-OCMC), Amsterdam, The Netherlands.","DOI":"10.1109\/INA-OCMC.2015.9"},{"key":"ref_29","doi-asserted-by":"crossref","first-page":"1650089","DOI":"10.1142\/S0218126616500894","article-title":"Secure On-Chip Communication Architecture for Reconfigurable Multi-Core Systems","volume":"25","author":"Saeed","year":"2016","journal-title":"J. Circuits Syst. Comput."},{"key":"ref_30","doi-asserted-by":"crossref","first-page":"27","DOI":"10.1145\/2990499","article-title":"Intelligent Intrusion Detection in Low-Power IoTs","volume":"16","author":"Saeed","year":"2016","journal-title":"ACM Trans. Internet Technol. (TOIT)"},{"key":"ref_31","doi-asserted-by":"crossref","unstructured":"Saeed, A., Ahmadinia, A., and Just, M. (July, January 29). Hardware-assisted secure communication for FPGA-based embedded systems. Proceedings of the 2015 11th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME), Glasgow, UK.","DOI":"10.1109\/PRIME.2015.7251373"},{"key":"ref_32","unstructured":"(2108, March 15). Platform Studio and the Embedded Development Kit (EDK). Available online: https:\/\/www.xilinx.com\/products\/design-tools\/platform.html."},{"key":"ref_33","doi-asserted-by":"crossref","first-page":"423","DOI":"10.1002\/spe.515","article-title":"Buffer overflow and format string overflow vulnerabilities","volume":"33","author":"Lhee","year":"2003","journal-title":"Softw. Pract. Exp."},{"key":"ref_34","unstructured":"Younan, Y. (2018, March 15). 25 Years of Vulnerabilities: 1988\u20132012. Available online: http:\/\/labs.snort.org\/."},{"key":"ref_35","unstructured":"(2108, March 15). Xilinx Power Estimator. Available online: http:\/\/xilinx.com\/products\/technology\/power\/xpe."},{"key":"ref_36","doi-asserted-by":"crossref","first-page":"551","DOI":"10.1109\/TCAD.2005.844106","article-title":"Energy- and performance-aware mapping for regular NoC architectures","volume":"24","author":"Hu","year":"2005","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"ref_37","unstructured":"Wang, H.S., Zhu, X., Peh, L.S., and Malik, S. (2002, January 18\u201322). Orion: A power-performance simulator for interconnection networks. Proceedings of the 35th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-35), Istanbul, Turkey."},{"key":"ref_38","doi-asserted-by":"crossref","unstructured":"Hestness, J., Grot, B., and Keckler, S.W. (2010, January 4). Netrace: Dependency-driven trace-based network-on-chip simulation. Proceedings of the Third International Workshop on Network on Chip Architectures, Atlanta, GA, USA.","DOI":"10.1145\/1921249.1921258"},{"key":"ref_39","doi-asserted-by":"crossref","unstructured":"Hestness, J., and Keckler, S.W. (2011). Netrace: Dependency-Tracking Traces for Efficient Network-on-Chip Experimentation, The University of Texas at Austin, Department of Computer Science. Technical Report TR-10-11.","DOI":"10.1145\/1921249.1921258"},{"key":"ref_40","doi-asserted-by":"crossref","unstructured":"Bienia, C., Kumar, S., Singh, J.P., and Li, K. (2008, January 25\u201329). The PARSEC benchmark suite: Characterization and architectural implications. Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques, Toronto, ON, Canada.","DOI":"10.1145\/1454115.1454128"}],"container-title":["Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/2073-431X\/7\/2\/31\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T15:04:18Z","timestamp":1760195058000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/2073-431X\/7\/2\/31"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5,15]]},"references-count":40,"journal-issue":{"issue":"2","published-online":{"date-parts":[[2018,6]]}},"alternative-id":["computers7020031"],"URL":"https:\/\/doi.org\/10.3390\/computers7020031","relation":{},"ISSN":["2073-431X"],"issn-type":[{"value":"2073-431X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,5,15]]}}}