{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,12]],"date-time":"2025-10-12T04:01:00Z","timestamp":1760241660498,"version":"build-2065373602"},"reference-count":24,"publisher":"MDPI AG","issue":"3","license":[{"start":{"date-parts":[[2018,6,27]],"date-time":"2018-06-27T00:00:00Z","timestamp":1530057600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Computers"],"abstract":"<jats:p>The end of Dennard scaling led to the use of heterogeneous multi-processor systems-on-chip (MPSoCs). Heterogeneous MPSoCs provide a high efficiency in terms of energy and performance due to the fact that each processing element can be optimized for an application task. However, the evolution of MPSoCs shows a growing number of processing elements (PEs), which leads to tremendous communication costs, tending to become the performance bottleneck. Networks-on-chip (NoCs) are a promising and scalable intra-chip communication technology for MPSoCs. However, these technological advances require novel and effective programming methodologies to efficiently exploit them. This work presents a novel router architecture called application-specific instruction-set router (ASIR) for field-programmable-gate-arrays (FPGA)-based MPSoCs. It combines data transfers with application-specific processing by adding high-level synthesized processing units to routers of the NoC. The execution of application-specific operations during data exchange between PEs exploits efficiently the transmission time. Furthermore, the processing units can be programmed in C\/C++ using high-level synthesis, and accordingly, they can be specifically optimized for an application. This approach enables transferred data to be processed by a processing element, such as a MicroBlaze processor, before the transmission or by a router during the transmission. Moreover, a static mapping algorithm for applications modeled by a Kahn process network-based graph is introduced that maps tasks to the MicroBlaze processors and processing units. The mapping algorithm optimizes the communication cost by allocating tasks to nearest neighboring PEs. This complete methodology significantly simplifies the design and programming of ASIR-based MPSoCs. Furthermore, it efficiently exploits the heterogeneity of processing capabilities inside the routers and MicroBlaze processors.<\/jats:p>","DOI":"10.3390\/computers7030038","type":"journal-article","created":{"date-parts":[[2018,6,27]],"date-time":"2018-06-27T11:02:05Z","timestamp":1530097325000},"page":"38","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["ASIR: Application-Specific Instruction-Set Router for NoC-Based MPSoCs"],"prefix":"10.3390","volume":"7","author":[{"given":"Jens","family":"Rettkowski","sequence":"first","affiliation":[{"name":"Embedded Systems of Information Technology (ESIT), Ruhr-Universit\u00e4t Bochum, 44801 Bochum, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Diana","family":"G\u00f6hringer","sequence":"additional","affiliation":[{"name":"Adaptive Dynamic Systems, Technische Universit\u00e4t Dresden, 01069 Dresden, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"1968","published-online":{"date-parts":[[2018,6,27]]},"reference":[{"key":"ref_1","doi-asserted-by":"crossref","unstructured":"Gaur, M.S., Laxmi, V., Zwolinski, M., Kumar, M., and Gupta, N. (2015, January 26\u201329). Network-on-chip: Current issues and challenges. Proceedings of the 2015 19th International Symposium on VLSI Design and Test, Ahmedabad, India.","DOI":"10.1109\/ISVDAT.2015.7208160"},{"key":"ref_2","doi-asserted-by":"crossref","first-page":"1591","DOI":"10.1109\/TCAD.2015.2513673","article-title":"A Survey and Evaluation of FPGA High-Level Synthesis Tools","volume":"35","author":"Nane","year":"2016","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"ref_3","doi-asserted-by":"crossref","unstructured":"Rettkowski, J., and G\u00f6hringer, D. (2017, January 4\u20136). Application-specific processing using high-level synthesis for networks-on-chip. Proceedings of the 2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig), Cancun, Mexico.","DOI":"10.1109\/RECONFIG.2017.8279777"},{"key":"ref_4","unstructured":"Xilinx (2016, November 30). MicroBlaze\u2014Processor Reference Guide. Available online: https:\/\/www.xilinx.com."},{"key":"ref_5","doi-asserted-by":"crossref","unstructured":"Ding, H., Ma, S., Huang, M., and Andrews, D. (2016, January 23\u201327). OOGen: An Automated Generation Tool for Custom MPSoC Architectures Based on Object-Oriented Programming Methods. Proceedings of the 2016 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW), Chicago, IL, USA.","DOI":"10.1109\/IPDPSW.2016.23"},{"key":"ref_6","unstructured":"Sajjad, N., Rettkowski, J., G\u00f6hringer, D., and Nurmi, J. (2017, January 7\u20139). HW\/SW Co-design of an IEEE 802.11a\/g Receiver on Xilinx Zynq SoC using High-Level Synthesis. Proceedings of the International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies (HEART), Bochum, Germany."},{"key":"ref_7","doi-asserted-by":"crossref","first-page":"14600","DOI":"10.1109\/ACCESS.2017.2727221","article-title":"Design Space Exploration of LDPC Decoders using High-Level Synthesis","volume":"5","author":"Andrade","year":"2017","journal-title":"IEEE Access"},{"key":"ref_8","doi-asserted-by":"crossref","first-page":"137","DOI":"10.1109\/TII.2017.2719940","article-title":"Optimized FPGA Implementation of Model Predictive Control for Embedded Systems Using High Level Synthesis Tool","volume":"14","author":"Lucia","year":"2017","journal-title":"IEEE Trans. Ind. Inform."},{"key":"ref_9","unstructured":"Reiche, O., Haublein, K., Reichenbach, M., Hannig, F., Teich, J., and Fey, D. (arXiv, 2015). Automatic optimization of hardware accelerators for image processing. Workshop on Heterogeneous Architectures and Design Methods for Embedded Image Systems (HIS) in Proceedings of the DATE Friday, arXiv."},{"key":"ref_10","doi-asserted-by":"crossref","unstructured":"Kapre, N., and Gray, J. (2015, January 2\u20134). Hoplite: Building austere overlay NoCs for FPGAs. Proceedings of the 2015 25th International Conference on Field Programmable Logic and Applications (FPL), London, UK.","DOI":"10.1109\/FPL.2015.7293956"},{"key":"ref_11","doi-asserted-by":"crossref","unstructured":"Underwood, K.D., Sass, R.R., and Ligon, W.B. (2001, January 8\u201311). A reconfigurable extension to the network interface of beowulf clusters. Proceedings of the 42nd IEEE Symposium on Foundations of Computer Science, Newport Beach, CA, USA.","DOI":"10.1109\/CLUSTR.2001.959980"},{"key":"ref_12","doi-asserted-by":"crossref","first-page":"1842","DOI":"10.1109\/TVLSI.2017.2664660","article-title":"Overloaded CDMA Crossbar for Network-On-Chip","volume":"25","author":"Ahmed","year":"2017","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref_13","doi-asserted-by":"crossref","unstructured":"Nguyen, T.D.A., and Kumar, A. (September, January 29). XNoC: A non-intrusive TDM circuit-switched Network-on-Chip. Proceedings of the 2016 26th International Conference on Field Programmable Logic and Applications (FPL), Lausanne, Switzerland.","DOI":"10.1109\/FPL.2016.7577378"},{"key":"ref_14","unstructured":"Chen, Q., and Liu, Q. (2015, January 2\u20134). Pipelined NoC router architecture design with buffer configuration exploration on FPGA. Proceedings of the 2015 25th International Conference on Field Programmable Logic and Applications (FPL), London, UK."},{"key":"ref_15","doi-asserted-by":"crossref","unstructured":"Bhattacharjee, D., Devadoss, R., and Chattopadhyay, A. (2017, January 27\u201331). ReVAMP: ReRAM based VLIW architecture for in-memory computing. Proceedings of the Design, Automation & Test in Europe Conference & Exhibition (DATE), Lausanne, Switzerland.","DOI":"10.23919\/DATE.2017.7927095"},{"key":"ref_16","doi-asserted-by":"crossref","unstructured":"Zha, Y., and Li, J. (2016, January 7\u201310). Reconfigurable in-memory computing with resistive memory crossbar. Proceedings of the 2016 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, USA.","DOI":"10.1145\/2966986.2967069"},{"key":"ref_17","doi-asserted-by":"crossref","unstructured":"Soares, R.B.S., Silva, I.S., and Fernandes, S.R. (September, January 31). IPNoSys II\u2014A new architecture for IPNoSys programming model. Proceedings of the 2015 28th Symposium on Integrated Circuits and Systems Design (SBCCI), Salvador, Brazil.","DOI":"10.1145\/2800986.2801012"},{"key":"ref_18","doi-asserted-by":"crossref","unstructured":"Singh, A.K., Shafique, M., Kumar, A., and Henkel, J. (June, January 29). Mapping on multi\/many-core systems: Survey of current and emerging trends. Proceedings of the 2013 50th ACM\/EDAC\/IEEE Design Automation Conference (DAC), Austin, TX, USA.","DOI":"10.1145\/2463209.2488734"},{"key":"ref_19","doi-asserted-by":"crossref","unstructured":"Khansanov, R., Goens, A., and Castrillon, J. (2018, January 23\u201330). Implicit Data-Parallelism in Kahn Process Networks: Bridging the MacQueen Gap. Proceedings of the 2018 International workshop on Parallel Programming and RunTime Management Techniques for Manycore Embedded Computing Platforms, Manchester, UK.","DOI":"10.1145\/3183767.3183790"},{"key":"ref_20","doi-asserted-by":"crossref","unstructured":"Arras, P.A., Fuin, D., Jeannot, E., and Thibault, S. (2016, January 17\u201319). DKPN: A Composite Dataflow\/Kahn Process Networks Execution Model. Proceedings of the 2016 24th Euromicro International Conference on Parallel, Distributed, and Network-Based Processing (PDP), Heraklion, Greece.","DOI":"10.1109\/PDP.2016.34"},{"key":"ref_21","doi-asserted-by":"crossref","unstructured":"Orsila, H., Salminen, E., and H\u00e4m\u00e4l\u00e4inen, T.D. (2009, January 5\u20137). Parameterizing simulated annealing for distributing Kahn Process Networks on multiprocessor SoCs. Proceedings of the 2009 International Symposium on System-on-Chip, Tampere, Finland.","DOI":"10.1109\/SOCC.2009.5335683"},{"key":"ref_22","unstructured":"Peh, L., and Dally, W.J. (2000, January 8\u201312). Flit-reservation flow control. Proceedings of the Sixth International Symposium on High-Performance Computer Architecture, HPCA-6 (Cat. No.PR00550), Touluse, France."},{"key":"ref_23","doi-asserted-by":"crossref","unstructured":"Cabrera, R.J.A., Legaspi, C.A.P., Papa, E.J.G., Samonte, R.D., and Acula, D.D. (2017, January 13\u201317). HeMatic: An automated leukemia detector with separation of overlapping blood cells through Image Processing and Genetic Algorithm. Proceedings of the 2017 International Conference on Applied System Innovation (ICASI), Sapporo, Japan.","DOI":"10.1109\/ICASI.2017.7988618"},{"key":"ref_24","doi-asserted-by":"crossref","unstructured":"Li, Y., Chen, L., Huang, H., Li, X., Xu, W., Zheng, L., and Huang, J. (2016, January 6\u201310). Nighttime lane markings recognition based on Canny detection and Hough transform. Proceedings of the 2016 IEEE International Conference on Real-time Computing and Robotics (RCAR), Angkor Wat, Cambodia.","DOI":"10.1109\/RCAR.2016.7784064"}],"container-title":["Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/2073-431X\/7\/3\/38\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T15:10:22Z","timestamp":1760195422000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/2073-431X\/7\/3\/38"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6,27]]},"references-count":24,"journal-issue":{"issue":"3","published-online":{"date-parts":[[2018,9]]}},"alternative-id":["computers7030038"],"URL":"https:\/\/doi.org\/10.3390\/computers7030038","relation":{},"ISSN":["2073-431X"],"issn-type":[{"type":"electronic","value":"2073-431X"}],"subject":[],"published":{"date-parts":[[2018,6,27]]}}}