{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,14]],"date-time":"2026-01-14T01:23:19Z","timestamp":1768353799710,"version":"3.49.0"},"reference-count":27,"publisher":"MDPI AG","issue":"3","license":[{"start":{"date-parts":[[2018,7,26]],"date-time":"2018-07-26T00:00:00Z","timestamp":1532563200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Computers"],"abstract":"<jats:p>A Ring Oscillator Physical Unclonable Function (RO PUF) is an application-constrained hardware security primitive that can be used for authentication and key generation. PUFs depend on variability during the fabrication process to produce random outputs that are nevertheless stable across multiple measurements. Though industry has a growing need for PUF implementations on Field Programmable Gate Arrays (FPGA) and Application-Specific Integrated Circuits (ASIC), the bit errors in PUF responses become a bottleneck and limit the usage. In this work, we comprehensively evaluate the RO PUF\u2019s stability on FPGAs, and we propose a phase calibration process to improve the stability of RO PUFs. We also make full use of the instability of PUFs to provide a novel solution for authentication. The results show that the bit errors in our PUFs are reduced to less than 1%.<\/jats:p>","DOI":"10.3390\/computers7030040","type":"journal-article","created":{"date-parts":[[2018,7,26]],"date-time":"2018-07-26T11:32:07Z","timestamp":1532604727000},"page":"40","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Phase Calibrated Ring Oscillator PUF Design and Application"],"prefix":"10.3390","volume":"7","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8059-6398","authenticated-orcid":false,"given":"Wei","family":"Yan","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Connecticut, Storrs, CT 06269, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3449-3205","authenticated-orcid":false,"given":"John","family":"Chandy","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Connecticut, Storrs, CT 06269, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"1968","published-online":{"date-parts":[[2018,7,26]]},"reference":[{"key":"ref_1","doi-asserted-by":"crossref","unstructured":"Suh, G.E., and Devadas, S. (2007, January 4\u20138). Physical Unclonable Functions for Device Authentication and Secret Key Generation. Proceedings of the 44th ACM\/IEEE Design Automation Conference, San Diego, CA, USA.","DOI":"10.1109\/DAC.2007.375043"},{"key":"ref_2","doi-asserted-by":"crossref","first-page":"1126","DOI":"10.1109\/JPROC.2014.2320516","article-title":"Physical Unclonable Functions and Applications: A Tutorial","volume":"102","author":"Herder","year":"2014","journal-title":"Proc. IEEE"},{"key":"ref_3","unstructured":"Gassend, B. (2003). Physical Random Functions. [Ph.D. Thesis, Massachusetts Institute of Technology]."},{"key":"ref_4","doi-asserted-by":"crossref","first-page":"63","DOI":"10.1007\/978-3-540-74735-2_5","article-title":"FPGA Intrinsic PUFs and Their Use for IP Protection","volume":"Volume 4727","author":"Paillier","year":"2007","journal-title":"Cryptographic Hardware and Embedded Systems\u2014CHES 2007"},{"key":"ref_5","doi-asserted-by":"crossref","unstructured":"Kumar, S.S., Guajardo, J., Maes, R., Schrijen, G.J., and Tuyls, P. (2008, January 9). The butterfly PUF protecting IP on every FPGA. Proceedings of the IEEE International Workshop on Hardware-Oriented Security and Trust, HOST 2008, Anaheim, CA, USA.","DOI":"10.1109\/HST.2008.4559053"},{"key":"ref_6","doi-asserted-by":"crossref","unstructured":"Rahman, M.T., Forte, D., Rahman, F., and Tehranipoor, M. (2015, January 18\u201321). A pair selection algorithm for robust RO-PUF against environmental variations and aging. Proceedings of the 2015 33rd IEEE International Conference on Computer Design (ICCD), New York, NY, USA.","DOI":"10.1109\/ICCD.2015.7357137"},{"key":"ref_7","doi-asserted-by":"crossref","unstructured":"Maiti, A., Casarona, J., McHale, L., and Schaumont, P. (2010, January 13\u201314). A large scale characterization of RO-PUF. Proceedings of the 2010 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), Anaheim, CA, USA.","DOI":"10.1109\/HST.2010.5513108"},{"key":"ref_8","doi-asserted-by":"crossref","unstructured":"Merli, D., Stumpf, F., and Eckert, C. (2010, January 24). Improving the quality of ring oscillator PUFs on FPGAs. Proceedings of the 5th Workshop on Embedded Systems Security, Scottsdale, AZ, USA.","DOI":"10.1145\/1873548.1873557"},{"key":"ref_9","doi-asserted-by":"crossref","unstructured":"Yu, H., Leong, P.H.W., Hinkelmann, H., Moller, L., Glesner, M., and Zipf, P. (September, January 31). Towards a unique FPGA-based identification circuit using process variations. Proceedings of the 2009 IEEE International Conference on Field Programmable Logic and Applications, Prague, Czech Republic.","DOI":"10.1109\/FPL.2009.5272255"},{"key":"ref_10","doi-asserted-by":"crossref","unstructured":"Maiti, A., and Schaumont, P. (September, January 31). Improving the quality of a physical unclonable function using configurable ring oscillators. Proceedings of the 2009 IEEE International Conference on Field Programmable Logic and Applications, Prague, Czech Republic.","DOI":"10.1109\/FPL.2009.5272361"},{"key":"ref_11","doi-asserted-by":"crossref","unstructured":"Yin, C.E., Qu, G., and Zhou, Q. (2013, January 18\u201322). Design and implementation of a group-based RO PUF. Proceedings of the Conference on Design, Automation and Test in Europe, Grenoble, France.","DOI":"10.7873\/DATE.2013.094"},{"key":"ref_12","doi-asserted-by":"crossref","first-page":"30","DOI":"10.1109\/TETC.2013.2287182","article-title":"A PUF based on a transient effect ring oscillator and insensitive to locking phenomenon","volume":"2","author":"Bossuet","year":"2014","journal-title":"IEEE Trans. Emerg. Top. Comput."},{"key":"ref_13","unstructured":"Xilinx (2016). 7 Series FPGAs Configuration User Guide, Xilinx. Rev. 1."},{"key":"ref_14","unstructured":"Xilinx (2006). Frequency Counter for Spartan-3E Starter Kit, Xilinx. Rev. 2014.1."},{"key":"ref_15","doi-asserted-by":"crossref","unstructured":"Machida, T., Yamamoto, D., Iwamoto, M., and Sakiyama, K. (2015). A New Arbiter PUF for Enhancing Unpredictability on FPGA. Sci. World J.","DOI":"10.1155\/2015\/864812"},{"key":"ref_16","doi-asserted-by":"crossref","unstructured":"Wild, A., Becker, G.T., and G\u00fcneysu, T. (2016, January 3\u20135). On the problems of realizing reliable and efficient ring oscillator PUFs on FPGAs. Proceedings of the 2016 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), McLean, VA, USA.","DOI":"10.1109\/HST.2016.7495565"},{"key":"ref_17","unstructured":"Xilinx (2014). Vivado Design Suite User Guide, Xilinx. Rev. 1."},{"key":"ref_18","unstructured":"Xilinx (2014). 7 Series FPGAs Configurable Logic Block User Guide, Xilinx. Rev. 1.7."},{"key":"ref_19","unstructured":"Xilinx (2015). 7 Series FPGAs SelectIO Resources User Guide, Xilinx. Rev. 1.6."},{"key":"ref_20","unstructured":"Xilinx (2015). Kintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics, Xilinx. Rev. 2.15."},{"key":"ref_21","doi-asserted-by":"crossref","unstructured":"Maiti, A., McDougall, L., and Schaumont, P. (2011, January 5\u20137). The Impact of Aging on an FPGA-Based Physical Unclonable Function. Proceedings of the 2011 International Conference on Field Programmable Logic and Applications (FPL), Chania, Greece.","DOI":"10.1109\/FPL.2011.35"},{"key":"ref_22","doi-asserted-by":"crossref","unstructured":"Yan, W., Tehranipoor, F., and Chandy, J.A. (2015, January 2\u20136). A Novel Way to Authenticate Untrusted Integrated Circuits. Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design, Austin, TX, USA.","DOI":"10.1109\/ICCAD.2015.7372560"},{"key":"ref_23","unstructured":"National Institute of Standards and Technology (2010). A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applications."},{"key":"ref_24","doi-asserted-by":"crossref","unstructured":"Xin, X., Kaps, J.P., and Gaj, K. (September, January 31). A configurable ring-oscillator-based PUF for Xilinx FPGAs. Proceedings of the 2011 14th IEEE Euromicro Conference on Digital System Design (DSD), Oulu, Finland.","DOI":"10.1109\/DSD.2011.88"},{"key":"ref_25","doi-asserted-by":"crossref","unstructured":"Sahoo, D.P., Saha, S., Mukhopadhyay, D., Chakraborty, R.S., and Kapoor, H. (2014, January 6\u20137). Composite PUF: A new design paradigm for Physically Unclonable Functions on FPGA. Proceedings of the 2014 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), Arlington, VA, USA.","DOI":"10.1109\/HST.2014.6855567"},{"key":"ref_26","doi-asserted-by":"crossref","first-page":"55","DOI":"10.1016\/j.micpro.2016.02.005","article-title":"Improved ring oscillator PUF on FPGA and its properties","volume":"47","year":"2016","journal-title":"Microprocess. Microsyst."},{"key":"ref_27","unstructured":"Mustapa, M., and Niamat, M. (2014, January 21\u201324). Relationship between Number of Stages in ROPUF and CRP Generation on FPGA. Proceedings of the International Conference on Security and Management (SAM), Las Vegas, NV, USA."}],"container-title":["Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/2073-431X\/7\/3\/40\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T15:14:34Z","timestamp":1760195674000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/2073-431X\/7\/3\/40"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7,26]]},"references-count":27,"journal-issue":{"issue":"3","published-online":{"date-parts":[[2018,9]]}},"alternative-id":["computers7030040"],"URL":"https:\/\/doi.org\/10.3390\/computers7030040","relation":{},"ISSN":["2073-431X"],"issn-type":[{"value":"2073-431X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,7,26]]}}}