{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,3]],"date-time":"2026-04-03T20:18:44Z","timestamp":1775247524206,"version":"3.50.1"},"reference-count":67,"publisher":"MDPI AG","issue":"4","license":[{"start":{"date-parts":[[2018,10,11]],"date-time":"2018-10-11T00:00:00Z","timestamp":1539216000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Computers"],"abstract":"<jats:p>Systems for application domains like robotics, aerospace, defense, autonomous vehicles, etc. are usually developed on System-on-Programmable Chip (SoPC) platforms, capable of supporting several multi-modal computation-intensive tasks on their FPGAs. Since such systems are mostly autonomous and mobile, they have rechargeable power sources and therefore, varying power budgets. They may also develop hardware faults due to radiation, thermal cycling, aging, etc. Systems must be able to sustain the performance requirements of their multi-task multi-modal workload in the presence of variations in available power or occurrence of hardware faults. This paper presents an approach for mitigating power budget variations and hardware faults (transient and permanent) by run-time structural adaptation of the SoPC. The proposed method is based on dynamically allocating, relocating and re-integrating task-specific processing circuits inside the partially reconfigurable FPGA to accommodate the available power budget, satisfy tasks\u2019 performances and hardware resource constraints, and\/or to restore task functionality affected by hardware faults. The proposed method has been experimentally implemented on the ARM Cortex-A9 processor of Xilinx Zynq XC7Z020 FPGA. Results have shown that structural adaptation can be done in units of milliseconds since the worst-case decision-making process does not exceed the reconfiguration time of a partial bit-stream.<\/jats:p>","DOI":"10.3390\/computers7040052","type":"journal-article","created":{"date-parts":[[2018,10,12]],"date-time":"2018-10-12T02:58:04Z","timestamp":1539313084000},"page":"52","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["Run-Time Mitigation of Power Budget Variations and Hardware Faults by Structural Adaptation of FPGA-Based Multi-Modal SoPC"],"prefix":"10.3390","volume":"7","author":[{"given":"Dimple","family":"Sharma","sequence":"first","affiliation":[{"name":"Electrical and Computer Engineering Department, Ryerson University, Toronto, ON M5B 2K3, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lev","family":"Kirischian","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering Department, Ryerson University, Toronto, ON M5B 2K3, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Valeri","family":"Kirischian","sequence":"additional","affiliation":[{"name":"MDA Corporation, Brampton, ON L6S 0B6, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"1968","published-online":{"date-parts":[[2018,10,11]]},"reference":[{"key":"ref_1","doi-asserted-by":"crossref","unstructured":"Kirischian, L. (2016). Reconfigurable Computing Systems Engineering: Virtualization of Computing Architecture, CRC Press.","DOI":"10.1201\/9781315374697"},{"key":"ref_2","unstructured":"(2018, July 01). Architecture Brief\u2014What Is an SOC FPGA?. Available online: https:\/\/www.altera.com\/en_US\/pdfs\/literature\/ab\/ab1_soc_fpga.pdf."},{"key":"ref_3","unstructured":"(2018, July 01). Xilinx Explains Thinking Behind Zynq. Available online: https:\/\/www.electronicsweekly.com\/news\/products\/fpga-news\/xilinx-explains-thinking-behind-zynq-2011-11\/."},{"key":"ref_4","unstructured":"(2018, July 01). MCUs or SoC FPGAs? Which Is the Best Solution for Your Application?. Available online: https:\/\/www.digikey.ca\/en\/articles\/techzone\/2015\/nov\/mcus-or-soc-fpgas-which-is-the-best-solution-for-your-application."},{"key":"ref_5","doi-asserted-by":"crossref","unstructured":"Dumitriu, V., Kirischian, L., and Kirischian, V. (2015, January 15\u201318). Mitigation of variations in environmental conditions by SoPC architecture adaptation. Proceedings of the 2015 NASA\/ESA Conference on Adaptive Hardware and Systems (AHS), Montreal, QC, Canada.","DOI":"10.1109\/AHS.2015.7231176"},{"key":"ref_6","doi-asserted-by":"crossref","first-page":"799","DOI":"10.1109\/TVLSI.2015.2417752","article-title":"SoPC Self-Integration Mechanism for Seamless Architecture Adaptation to Stream Workload Variations","volume":"24","author":"Dumitriu","year":"2016","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"ref_7","doi-asserted-by":"crossref","first-page":"2835","DOI":"10.1109\/TC.2015.2506558","article-title":"Run-Time Recovery Mechanism for Transient and Permanent Hardware Faults Based on Distributed, Self-Organized Dynamic Partially Reconfigurable Systems","volume":"65","author":"Dumitriu","year":"2016","journal-title":"IEEE Trans. Comput."},{"key":"ref_8","doi-asserted-by":"crossref","unstructured":"Dumitriu, V., Kirischian, L., and Kirischian, V. (2014, January 14\u201317). Decentralized run-time recovery mechanism for transient and permanent hardware faults for space-borne FPGA-based computing systems. Proceedings of the 2014 NASA\/ESA Conference on Adaptive Hardware and Systems (AHS), Leicester, UK.","DOI":"10.1109\/AHS.2014.6880157"},{"key":"ref_9","doi-asserted-by":"crossref","unstructured":"Wigley, G.B., and Kearney, D.A. (2002, January 24\u201327). Research Issues in Operating Systems for Reconfigurable Computing. Proceedings of the International Conference on Engineering of Reconfigurable System and Algorithms(ERSA), Las Vegas, NV, USA.","DOI":"10.1007\/3-540-46117-5_71"},{"key":"ref_10","doi-asserted-by":"crossref","first-page":"2478907","DOI":"10.1155\/2016\/2478907","article-title":"Operating System Concepts for Reconfigurable Computing","volume":"2016","author":"Eckert","year":"2016","journal-title":"Int. J. Reconfig. Comput."},{"key":"ref_11","doi-asserted-by":"crossref","unstructured":"Santambrogio, M.D., Rana, V., and Sciuto, D. (2008, January 8\u201310). Operating system support for online partial dynamic reconfiguration management. Proceedings of the 2008 International Conference on Field Programmable Logic and Applications, Heidelberg, Germany.","DOI":"10.1109\/FPL.2008.4629982"},{"key":"ref_12","doi-asserted-by":"crossref","unstructured":"Jozwik, K., Tomiyama, H., Edahiro, M., Honda, S., and Takada, H. (December, January 30). Rainbow: An OS Extension for Hardware Multitasking on Dynamically Partially Reconfigurable FPGAs. Proceedings of the 2011 International Conference on Reconfigurable Computing and FPGAs, Cancun, Mexico.","DOI":"10.1109\/ReConFig.2011.73"},{"key":"ref_13","doi-asserted-by":"crossref","first-page":"1393","DOI":"10.1109\/TC.2004.99","article-title":"Operating systems for reconfigurable embedded platforms: Online scheduling of real-time tasks","volume":"53","author":"Steiger","year":"2004","journal-title":"IEEE Trans. Comput."},{"key":"ref_14","doi-asserted-by":"crossref","first-page":"9:1","DOI":"10.1145\/2611562","article-title":"A Mapping-Scheduling Algorithm for Hardware Acceleration on Reconfigurable Platforms","volume":"7","author":"Clemente","year":"2014","journal-title":"ACM Trans. Reconfig. Technol. Syst."},{"key":"ref_15","doi-asserted-by":"crossref","unstructured":"Iturbe, X., Benkrid, K., Erdogan, A.T., Arslan, T., Azkarate, M., Martinez, I., and Perez, A. (2010, January 15\u201318). R3TOS: A reliable reconfigurable real-time operating system. Proceedings of the 2010 NASA\/ESA Conference on Adaptive Hardware and Systems, Anaheim, CA, USA.","DOI":"10.1109\/AHS.2010.5546274"},{"key":"ref_16","doi-asserted-by":"crossref","first-page":"1542","DOI":"10.1109\/TC.2013.79","article-title":"R3TOS: A Novel Reliable Reconfigurable Real-Time Operating System for Highly Adaptive, Efficient, and Dependable Computing on FPGAs","volume":"62","author":"Iturbe","year":"2013","journal-title":"IEEE Trans. Comput."},{"key":"ref_17","doi-asserted-by":"crossref","first-page":"5:1","DOI":"10.1145\/2629639","article-title":"Microkernel Architecture and Hardware Abstraction Layer of a Reliable Reconfigurable Real-Time Operating System (R3TOS)","volume":"8","author":"Iturbe","year":"2015","journal-title":"ACM Trans. Reconfig. Technol. Syst."},{"key":"ref_18","doi-asserted-by":"crossref","first-page":"14:1","DOI":"10.1145\/1331331.1331338","article-title":"A Unified Hardware\/Software Runtime Environment for FPGA-based Reconfigurable Computers Using BORPH","volume":"7","author":"So","year":"2008","journal-title":"ACM Trans. Embed. Comput. Syst."},{"key":"ref_19","doi-asserted-by":"crossref","unstructured":"G\u00f6hringer, D., H\u00fcbner, M., Zeutebouo, E.N., and Becker, J. (2010, January 19\u201323). CAP-OS: Operating system for runtime scheduling, task mapping and resource management on reconfigurable multiprocessor architectures. Proceedings of the 2010 IEEE International Symposium on Parallel Distributed Processing, Workshops and Phd Forum (IPDPSW), Atlanta, GA, USA.","DOI":"10.1109\/IPDPSW.2010.5470732"},{"key":"ref_20","doi-asserted-by":"crossref","first-page":"60","DOI":"10.1109\/MM.2013.110","article-title":"ReconOS: An Operating System Approach for Reconfigurable Computing","volume":"34","author":"Agne","year":"2014","journal-title":"IEEE Micro"},{"key":"ref_21","doi-asserted-by":"crossref","first-page":"1666","DOI":"10.1109\/TC.2007.70763","article-title":"Real-Time Management of Hardware and Software Tasks for FPGA-based Embedded Systems","volume":"56","author":"Pellizzoni","year":"2007","journal-title":"IEEE Trans. Comput."},{"key":"ref_22","doi-asserted-by":"crossref","first-page":"9:1","DOI":"10.1145\/1857927.1857936","article-title":"Scheduling and Placement of Hardware\/Software Real-Time Relocatable Tasks in Dynamically Partially Reconfigurable Systems","volume":"4","author":"Hsiung","year":"2010","journal-title":"ACM Trans. Reconfig. Technol. Syst."},{"key":"ref_23","doi-asserted-by":"crossref","first-page":"2513","DOI":"10.1109\/TVLSI.2013.2293702","article-title":"Application-Guided Power Gating Reducing Register File Static Power","volume":"22","author":"Tabkhi","year":"2014","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"ref_24","doi-asserted-by":"crossref","unstructured":"Hosseinabady, M., and Nunez-Yanez, J.L. (2014, January 2\u20134). Run-time power gating in hybrid ARM-FPGA devices. Proceedings of the 2014 24th International Conference on Field Programmable Logic and Applications (FPL), Munich, Germany.","DOI":"10.1109\/FPL.2014.6927503"},{"key":"ref_25","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1109\/LCA.2014.2319079","article-title":"Quality of Service-Aware Dynamic Voltage and Frequency Scaling for Embedded GPUs","volume":"14","author":"You","year":"2015","journal-title":"IEEE Comput. Arch. Lett."},{"key":"ref_26","doi-asserted-by":"crossref","first-page":"2089","DOI":"10.1109\/TVLSI.2015.2504415","article-title":"Power-Efficient Workload Balancing for Video Applications","volume":"24","author":"Khan","year":"2016","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"ref_27","doi-asserted-by":"crossref","first-page":"1:1","DOI":"10.1145\/2567658","article-title":"Dynamic Power and Thermal Management of NoC-Based Heterogeneous MPSoCs","volume":"7","author":"Kornaros","year":"2014","journal-title":"ACM Trans. Reconfig. Technol. Syst."},{"key":"ref_28","doi-asserted-by":"crossref","first-page":"1:1","DOI":"10.1145\/2659001","article-title":"SATTA: A Self-Adaptive Temperature-Based TDF Awareness Methodology for Dynamically Reconfigurable FPGAs","volume":"8","author":"Carlo","year":"2015","journal-title":"ACM Trans. Reconfig. Technol. Syst."},{"key":"ref_29","doi-asserted-by":"crossref","unstructured":"Lu, Y.H., Benini, L., and Micheli, G.D. (2000, January 5). Low-power task scheduling for multiple devices. Proceedings of the Eighth International Workshop on Hardware\/Software Codesign, CODES 2000 (IEEE Cat. No.00TH8518), San Diego, CA, USA.","DOI":"10.1145\/334012.334020"},{"key":"ref_30","doi-asserted-by":"crossref","unstructured":"Yang, P., Marchal, P., Wong, C., Himpe, S., Catthoor, F., David, P., Vounckx, J., and Lauwereins, R. (2002, January 2\u20134). Managing dynamic concurrent tasks in embedded real-time multimedia systems. Proceedings of the 2002 15th International Symposium on System Synthesis, Kyoto, Japan.","DOI":"10.1145\/581225.581226"},{"key":"ref_31","doi-asserted-by":"crossref","unstructured":"Qiu, M., Chen, Z., Yang, L.T., Qin, X., and Wang, B. (2012, January 25\u201327). Towards Power-Efficient Smartphones by Energy-Aware Dynamic Task Scheduling. Proceedings of the 2012 IEEE 14th International Conference on High Performance Computing and Communication & 2012 IEEE 9th International Conference on Embedded Software and Systems, Liverpool, UK.","DOI":"10.1109\/HPCC.2012.214"},{"key":"ref_32","doi-asserted-by":"crossref","first-page":"11:1","DOI":"10.1145\/2566661","article-title":"Performance-driven Dynamic Thermal Management of MPSoC Based on Task Rescheduling","volume":"19","author":"Ganeshpure","year":"2014","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"key":"ref_33","doi-asserted-by":"crossref","first-page":"75:1","DOI":"10.1145\/2442116.2442125","article-title":"Power-aware Dynamic Mapping Heuristics for NoC-based MPSoCs Using a Unified Model-based Approach","volume":"12","author":"Ost","year":"2013","journal-title":"ACM Trans. Embed. Comput. Syst."},{"key":"ref_34","doi-asserted-by":"crossref","unstructured":"Rodr\u00edguez, A., Valverde, J., Casta\u00f1ares, C., Portilla, J., de la Torre, E., and Riesgo, T. (July, January 29). Execution modeling in self-aware FPGA-based architectures for efficient resource management. Proceedings of the 2015 10th International Symposium on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC), Bremen, Germany.","DOI":"10.1109\/ReCoSoC.2015.7238086"},{"key":"ref_35","doi-asserted-by":"crossref","unstructured":"Lin, K.W., and Chen, Y.S. (2015, January 9\u201312). Online Thermal-aware Task Placement in Three-dimensional Field-programmable Gate Arrays. Proceedings of the 2015 RACS Conference on Research in Adaptive and Convergent Systems, Prague, Czech Republic.","DOI":"10.1145\/2811411.2811492"},{"key":"ref_36","doi-asserted-by":"crossref","unstructured":"Iturbe, X., Benkrid, K., Hong, C., Ebrahim, A., Arslan, T., and Martinez, I. (2013). Runtime Scheduling, Allocation, and Execution of Real-Time Hardware Tasks onto Xilinx FPGAs Subject to Fault Occurrence. Int. J. Reconfig. Comput., 2013.","DOI":"10.1155\/2013\/905057"},{"key":"ref_37","doi-asserted-by":"crossref","first-page":"26:1","DOI":"10.1145\/2700416","article-title":"Safe Dynamic Reshaping of Reconfigurable MPSoC Embedded Systems for Self-Healing and Self-Adaption Purposes","volume":"8","author":"Biedermann","year":"2015","journal-title":"ACM Trans. Reconfig. Technol. Syst."},{"key":"ref_38","unstructured":"Xilinx (2018, July 01). XAPP1088: Correcting Single Event Upsets in Virtex-4 FPGA Configuration Memory, v1.0. Available online: http:\/\/citeseerx.ist.psu.edu\/viewdoc\/download?doi=10.1.1.169.426&rep=rep1&type=pdf."},{"key":"ref_39","doi-asserted-by":"crossref","first-page":"1744","DOI":"10.1109\/TC.2010.281","article-title":"A Novel Design Methodology for Implementing Reliability-Aware Systems on SRAM-Based FPGAs","volume":"60","author":"Bolchini","year":"2011","journal-title":"IEEE Trans. Comput."},{"key":"ref_40","doi-asserted-by":"crossref","unstructured":"Salvador, R., Otero, A., Mora, J., de la Torre, E., Sekanina, L., and Riesgo, T. (December, January 30). Fault Tolerance Analysis and Self-Healing Strategy of Autonomous, Evolvable Hardware Systems. Proceedings of the 2011 International Conference on Reconfigurable Computing and FPGAs, Cancun, Mexico.","DOI":"10.1109\/ReConFig.2011.37"},{"key":"ref_41","unstructured":"Abramovici, M., Breuer, M.A., and Friedman, A.D. (1990). Index. Digital Systems Testing and Testable Design, Computer Science Press."},{"key":"ref_42","doi-asserted-by":"crossref","unstructured":"Zhang, H., Bauer, L., Kochte, M.A., Schneider, E., Braun, C., Imhof, M.E., Wunderlich, H.J., and Henkel, J. (2013, January 6\u201313). Module diversification: Fault tolerance and aging mitigation for runtime reconfigurable architectures. Proceedings of the 2013 IEEE International Test Conference (ITC), Anaheim, CA, USA.","DOI":"10.1109\/TEST.2013.6651926"},{"key":"ref_43","doi-asserted-by":"crossref","unstructured":"Vallero, A., Carelli, A., and Carlo, S.D. (2018, January 9\u201312). Trading-off reliability and performance in FPGA-based reconfigurable heterogeneous systems. Proceedings of the 2018 13th International Conference on Design Technology of Integrated Systems in Nanoscale Era (DTIS), Taormina, Italy.","DOI":"10.1109\/DTIS.2018.8368557"},{"key":"ref_44","unstructured":"Carlo, S.D., Gambardella, G., Prinetto, P., Rolfo, D., Trotta, P., and Vallero, A. (2014, January 7\u20139). A novel methodology to increase fault tolerance in autonomous FPGA-based systems. Proceedings of the 2014 IEEE 20th International On-Line Testing Symposium (IOLTS), Girona, Spain."},{"key":"ref_45","unstructured":"Carlo, S.D., Prinetto, P., and Scionti, A. (2009, January 23\u201326). A FPGA-Based Reconfigurable Software Architecture for Highly Dependable Systems. Proceedings of the 2009 Asian Test Symposium, Taichung, Taiwan."},{"key":"ref_46","unstructured":"Carlo, S.D., Miele, A., Prinetto, P., and Trapanese, A. (2010, January 24\u201328). Microprocessor fault-tolerance via on-the-fly partial reconfiguration. Proceedings of the 2010 15th IEEE European Test Symposium, Praha, Czech."},{"key":"ref_47","first-page":"43:1","article-title":"A Reconfiguration Algorithm for Power-Aware Parallel Applications","volume":"13","author":"Torquati","year":"2016","journal-title":"ACM Trans. Archit. Code Optim."},{"key":"ref_48","doi-asserted-by":"crossref","unstructured":"Sousa, E., Hannig, F., Teich, J., Chen, Q., and Schlichtmann, U. (2015, January 1\u20133). Runtime Adaptation of Application Execution Under Thermal and Power Constraints in Massively Parallel Processor Arrays. Proceedings of the SCOPES \u201915 18th International Workshop on Software and Compilers for Embedded Systems, St. Goar, Germany.","DOI":"10.1145\/2764967.2771933"},{"key":"ref_49","doi-asserted-by":"crossref","unstructured":"Loukil, K., Amor, N.B., and Abid, M. (2009, January 23\u201326). Self adaptive reconfigurable system based on middleware cross layer adaptation model. Proceedings of the 2009 6th International Multi-Conference on Systems, Signals and Devices, Djerba, Tunisia.","DOI":"10.1109\/SSD.2009.4956824"},{"key":"ref_50","doi-asserted-by":"crossref","unstructured":"Wassi, G., Benkhelifa, M.E.A., Lawday, G., Verdier, F., and Garcia, S. (2014, January 26\u201328). Multi-shape tasks scheduling for online multitasking on FPGAs. Proceedings of the 2014 9th International Symposium on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC), Montpellier, France.","DOI":"10.1109\/ReCoSoC.2014.6861366"},{"key":"ref_51","unstructured":"Ullmann, M., Jin, W., and Becker, J. (2005, January 4\u20138). Hardware Enhanced Function Allocation Management in Reconfigurable Systems. Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium, Denver, CO, USA."},{"key":"ref_52","doi-asserted-by":"crossref","unstructured":"Gueye, S.M.K., Rutten, E., and Diguet, J.P. (2017, January 24\u201327). Autonomic management of missions and reconfigurations in FPGA-based embedded system. Proceedings of the 2017 NASA\/ESA Conference on Adaptive Hardware and Systems (AHS), Pasadena, CA, USA.","DOI":"10.1109\/AHS.2017.8046358"},{"key":"ref_53","doi-asserted-by":"crossref","unstructured":"Vipin, K., and Fahmy, S.A. (2015, January 15\u201318). Mapping adaptive hardware systems with partial reconfiguration using CoPR for Zynq. Proceedings of the 2015 NASA\/ESA Conference on Adaptive Hardware and Systems (AHS), Montreal, QC, Canada.","DOI":"10.1109\/AHS.2015.7231169"},{"key":"ref_54","doi-asserted-by":"crossref","unstructured":"Sharma, D., Kirischian, L., and Kirischian, V. (2017, January 24\u201327). Run-time adaptation method for mitigation of hardware faults and power budget variations in space-borne FPGA-based systems. Proceedings of the 2017 NASA\/ESA Conference on Adaptive Hardware and Systems (AHS), Pasadena, CA, USA.","DOI":"10.1109\/AHS.2017.8046356"},{"key":"ref_55","doi-asserted-by":"crossref","unstructured":"Rihani, M.A., Nouvel, F., Pr\u00e9votet, J.C., Mroue, M., Lorandel, J., and Mohanna, Y. (2016, January 20\u201323). Dynamic and partial reconfiguration power consumption runtime measurements analysis for ZYNQ SoC devices. Proceedings of the 2016 International Symposium on Wireless Communication Systems (ISWCS), Poznan, Poland.","DOI":"10.1109\/ISWCS.2016.7600973"},{"key":"ref_56","unstructured":"Xilinx (2018, July 01). Power vs. Performance: The 90 nm Inflection Point, v1.2. Available online: https:\/\/www.xilinx.com\/support\/documentation\/white_papers\/wp223.pdf."},{"key":"ref_57","doi-asserted-by":"crossref","unstructured":"Shang, L., Kaviani, A.S., and Bathala, K. (2002, January 24\u201326). Dynamic Power Consumption in Virtex\u2122-II FPGA Family. Proceedings of the FPGA \u201902 2002 ACM\/SIGDA Tenth International Symposium on Field-Programmable Gate Arrays, Monterey, CA, USA.","DOI":"10.1145\/503070.503072"},{"key":"ref_58","unstructured":"Xilinx (2018, July 01). ZedBoard Hardware Users Guide, v2.2. Available online: http:\/\/zedboard.org\/sites\/default\/files\/documentations\/ZedBoard_HW_UG_v2_2.pdf."},{"key":"ref_59","unstructured":"Xilinx (2018, July 01). Zynq-7000 All Programmable SoC Overview, v1.10. Available online: https:\/\/cdn.hackaday.io\/files\/19354828041536\/ds190-Zynq-7000-Overview.pdf."},{"key":"ref_60","unstructured":"Xilinx (2018, July 01). KC705 Evaluation Board for the Kintex-7 FPGA, v1.7. Available online: https:\/\/www.xilinx.com\/support\/documentation\/boards_and_kits\/kc705\/ug810_KC705_Eval_Bd.pdf."},{"key":"ref_61","unstructured":"Xilinx (2018, July 01). 7 Series FPGAs Data Sheet: Overview, v2.5. Available online: https:\/\/www.xilinx.com\/support\/documentation\/data_sheets\/ds180_7Series_Overview.pdf."},{"key":"ref_62","unstructured":"Xilinx (2018, July 01). Vivado Design Suite User Guide\u2014Partial Reconfiguration, v206.1. Available online: https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx2015_4\/ug909-vivado-partial-reconfiguration.pdf."},{"key":"ref_63","unstructured":"Intel (2018, July 01). Intel Quartus Prime Pro Edition Handbook Volume 1. Available online: https:\/\/people.ece.cornell.edu\/land\/courses\/ece5760\/DE1_SOC\/qts-qpp-handbook.pdf."},{"key":"ref_64","doi-asserted-by":"crossref","unstructured":"Meintanis, D., and Papaefstathiou, I. (2008, January 3\u20135). Power Consumption Estimations vs Measurements for FPGA-Based Security Cores. Proceedings of the 2008 International Conference on Reconfigurable Computing and FPGAs, Cancun, Mexico.","DOI":"10.1109\/ReConFig.2008.45"},{"key":"ref_65","unstructured":"Becker, J., Huebner, M., and Ullmann, M. (2003, January 8\u201311). Power estimation and power measurement of Xilinx Virtex FPGAs: Trade-offs and limitations. Proceedings of the 16th Symposium on Integrated Circuits and Systems Design, SBCCI 2003, Sao Paulo, Brazil."},{"key":"ref_66","doi-asserted-by":"crossref","unstructured":"Oliver, J.P., Acle, J.P., and Boemo, E. (2014, January 5\u20137). Power estimations vs. power measurements in Spartan-6 devices. Proceedings of the 2014 IX Southern Conference on Programmable Logic (SPL), Buenos Aires, Argentina.","DOI":"10.1109\/SPL.2014.7002214"},{"key":"ref_67","doi-asserted-by":"crossref","unstructured":"Sharma, D., Dimitriu, V., and Kirischian, L. (2017). Architecture Reconfiguration as a Mechanism for Sustainable Performance of Embedded Systems in case of Variations in Available Power. Applied Reconfigurable Computing(ARC 2017), Springer.","DOI":"10.1007\/978-3-319-56258-2_16"}],"container-title":["Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/2073-431X\/7\/4\/52\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,3]],"date-time":"2026-04-03T19:38:08Z","timestamp":1775245088000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/2073-431X\/7\/4\/52"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10,11]]},"references-count":67,"journal-issue":{"issue":"4","published-online":{"date-parts":[[2018,12]]}},"alternative-id":["computers7040052"],"URL":"https:\/\/doi.org\/10.3390\/computers7040052","relation":{"has-preprint":[{"id-type":"doi","id":"10.32920\/14640150","asserted-by":"object"},{"id-type":"doi","id":"10.32920\/14640150.v1","asserted-by":"object"}]},"ISSN":["2073-431X"],"issn-type":[{"value":"2073-431X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,10,11]]}}}