{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,6]],"date-time":"2026-03-06T18:59:23Z","timestamp":1772823563228,"version":"3.50.1"},"reference-count":21,"publisher":"MDPI AG","issue":"1","license":[{"start":{"date-parts":[[2019,1,28]],"date-time":"2019-01-28T00:00:00Z","timestamp":1548633600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Computers"],"abstract":"<jats:p>Mission- and safety-critical circuits and systems employ redundancy in their designs to overcome any faults or failures of constituent circuits and systems during the normal operation. In this aspect, the N-modular redundancy (NMR) is widely used. An NMR system is comprised of N identical systems, the corresponding outputs of which are majority voted to generate the system outputs. To perform majority voting, a majority voter is required, and the sizes of majority voters tend to vary depending on an NMR system. Majority voters corresponding to NMR systems are physically realized by enumerating the majority input clauses corresponding to an NMR system and then synthesizing the majority logic equation. The issue is that the number of majority input clauses corresponding to an NMR system is governed by a mathematical combination, the complexity of which increases substantially with increases in the level of redundancy. In this context, the design of a majority voter of any size corresponding to an NMR specification based on a new, generalized design approach is described. The proposed approach is inherently hierarchical and progressive since any NMR majority voter can be constructed from an (N \u2212 2)MR majority voter along with additional logic corresponding to the two extra inputs. Further, the proposed approach paves the way for simultaneous production of the NMR system outputs corresponding to different degrees of redundancy, which is not intrinsic to the existing methods. This feature is additionally useful for any sharing of common logic with diverse degrees of redundancy in appropriate portions of an NMR implementation.<\/jats:p>","DOI":"10.3390\/computers8010010","type":"journal-article","created":{"date-parts":[[2019,1,29]],"date-time":"2019-01-29T03:40:55Z","timestamp":1548733255000},"page":"10","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":13,"title":["Generalized Majority Voter Design Method for N-Modular Redundant Systems Used in Mission- and Safety-Critical Applications"],"prefix":"10.3390","volume":"8","author":[{"given":"Jaytrilok","family":"Choudhary","sequence":"first","affiliation":[{"name":"Department of Computer Science and Engineering, Maulana Azad National Institute of Technology, Bhopal 462003, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9412-4773","authenticated-orcid":false,"given":"Padmanabhan","family":"Balasubramanian","sequence":"additional","affiliation":[{"name":"School of Computer Science and Engineering, Nanyang Technological University, 50 Nanyang Avenue, Singapore 639798, Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Danny M.","family":"Varghese","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Maulana Azad National Institute of Technology, Bhopal 462003, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dhirendra Pratap","family":"Singh","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Maulana Azad National Institute of Technology, Bhopal 462003, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Douglas","family":"Maskell","sequence":"additional","affiliation":[{"name":"School of Computer Science and Engineering, Nanyang Technological University, 50 Nanyang Avenue, Singapore 639798, Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"1968","published-online":{"date-parts":[[2019,1,28]]},"reference":[{"key":"ref_1","unstructured":"Johnson, B.W. (1989). Design and Analysis of Fault-Tolerant Digital Systems, Addison-Wesley Publishing Company."},{"key":"ref_2","unstructured":"Hardekopf, B., Kwiat, K., and Upadhyaya, S. (2001, January 10\u201317). Secure and fault-tolerant voting in distributed systems. Proceedings of the IEEE Aerospace Conference, Big Sky, MT, USA."},{"key":"ref_3","doi-asserted-by":"crossref","unstructured":"Koren, I., and Mani Krishna, C. (2007). Fault-Tolerant Systems, Morgan Kaufmann Publishers.","DOI":"10.1016\/B978-012088525-1\/50007-9"},{"key":"ref_4","doi-asserted-by":"crossref","unstructured":"Dubrova, E. (2013). Fault-Tolerant Design, Springer.","DOI":"10.1007\/978-1-4614-2113-9"},{"key":"ref_5","doi-asserted-by":"crossref","first-page":"1422","DOI":"10.1007\/BF03219903","article-title":"Yield and reliability issues in nanotechnologies","volume":"61","author":"Franco","year":"2006","journal-title":"Ann. T\u00e9l\u00e9commun."},{"key":"ref_6","unstructured":"(2017, December 10). International Technology Roadmap for Semiconductors (ITRS) Design Report. Available online: http:\/\/itrs2.net."},{"key":"ref_7","doi-asserted-by":"crossref","first-page":"1614","DOI":"10.1109\/TCAD.2010.2061131","article-title":"Multiple transient faults in combinational and sequential circuits: A systematic approach","volume":"29","author":"Marculescu","year":"2010","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"ref_8","doi-asserted-by":"crossref","first-page":"2455","DOI":"10.1109\/TNS.2005.860742","article-title":"Radiation-induced multi-bit upsets in SRAM-based FPGAs","volume":"52","author":"Quinn","year":"2005","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_9","doi-asserted-by":"crossref","first-page":"1489","DOI":"10.1016\/j.microrel.2011.06.020","article-title":"Progressive module redundancy for fault-tolerant designs in nano-electronics","volume":"51","author":"Ban","year":"2011","journal-title":"Microelectron. Reliab."},{"key":"ref_10","doi-asserted-by":"crossref","first-page":"3519","DOI":"10.1109\/TNS.2009.2033381","article-title":"SRAM FPGA reliability analysis for harsh radiation environments","volume":"56","author":"Ostler","year":"2009","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_11","doi-asserted-by":"crossref","first-page":"382","DOI":"10.1109\/TC.2015.2419661","article-title":"An embedded microprocessor radiation hardened by microarchitecture and circuits","volume":"65","author":"Clark","year":"2016","journal-title":"IEEE Trans. Comput."},{"key":"ref_12","doi-asserted-by":"crossref","first-page":"2274","DOI":"10.1109\/TNS.2008.2000852","article-title":"Fine-grain SEU mitigation for FPGAs using partial TMR","volume":"55","author":"Pratt","year":"2008","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_13","doi-asserted-by":"crossref","first-page":"2091","DOI":"10.1109\/TNS.2009.2014563","article-title":"A methodology for automatic insertion of selective TMR in digital circuits affected by SEUs","volume":"56","author":"Ruano","year":"2009","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_14","doi-asserted-by":"crossref","first-page":"2626","DOI":"10.1109\/TNS.2017.2743198","article-title":"Reducing critical configuration bits via partial TMR for SEU mitigation in FPGAs","volume":"64","author":"She","year":"2017","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_15","doi-asserted-by":"crossref","first-page":"224","DOI":"10.1109\/TR.1987.5222347","article-title":"Fault-tolerant ICs: The reliability of TMR yield-enhanced ICs","volume":"R-36","author":"Haifley","year":"1987","journal-title":"IEEE Trans. Reliab."},{"key":"ref_16","doi-asserted-by":"crossref","first-page":"581","DOI":"10.1049\/iet-cdt.2008.0127","article-title":"Is triple modular redundancy suitable for yield improvement?","volume":"3","author":"Vial","year":"2009","journal-title":"IET Comput. Digit. Tech."},{"key":"ref_17","doi-asserted-by":"crossref","unstructured":"Ban, T., and Naviner, L.A.B. (2010, January 20\u201323). A simple fault-tolerant digital voter circuit in TMR nanoarchitectures. Proceedings of the 8th IEEE International NEWCAS Conference, Montreal, QC, Canada.","DOI":"10.1109\/NEWCAS.2010.5603933"},{"key":"ref_18","unstructured":"Mladenov, V. (2016). Power, delay and area comparisons of majority voters relevant to TMR architectures. Recent Advances in Circuits, Systems, Signal Processing and Communications, WSEAS Press."},{"key":"ref_19","doi-asserted-by":"crossref","first-page":"380","DOI":"10.1109\/24.85461","article-title":"Voting networks","volume":"40","author":"Parhami","year":"1991","journal-title":"IEEE Trans. Reliab."},{"key":"ref_20","doi-asserted-by":"crossref","first-page":"1373","DOI":"10.1016\/j.microrel.2015.07.015","article-title":"A distributed minority and majority voting based redundancy scheme","volume":"55","author":"Balasubramanian","year":"2015","journal-title":"Microelectron. Reliab."},{"key":"ref_21","unstructured":"(2018, August 10). Synopsys SAED_CORE32\/28_Databook, Revision 1.0.0. Available online: https:\/\/www.synopsys.com\/community\/university-program\/teaching-resources.html."}],"container-title":["Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/2073-431X\/8\/1\/10\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T12:29:03Z","timestamp":1760185743000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/2073-431X\/8\/1\/10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1,28]]},"references-count":21,"journal-issue":{"issue":"1","published-online":{"date-parts":[[2019,3]]}},"alternative-id":["computers8010010"],"URL":"https:\/\/doi.org\/10.3390\/computers8010010","relation":{},"ISSN":["2073-431X"],"issn-type":[{"value":"2073-431X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,1,28]]}}}