{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,12]],"date-time":"2025-10-12T04:03:55Z","timestamp":1760241835958,"version":"build-2065373602"},"reference-count":36,"publisher":"MDPI AG","issue":"4","license":[{"start":{"date-parts":[[2018,9,23]],"date-time":"2018-09-23T00:00:00Z","timestamp":1537660800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Cryptography"],"abstract":"<jats:p>We present Value Prediction for Security (VPsec), a novel hardware-only framework to counter fault attacks in modern microprocessors, while preserving the performance benefits of Value Prediction (VP.) VP is an elegant and hitherto mature microarchitectural performance optimization, which aims to predict the data value ahead of the data production with high prediction accuracy and coverage. Instances of VPsec leverage the state-of-the-art Value Predictors in an embodiment and system design to mitigate fault attacks in modern microprocessors. Specifically, VPsec implementations re-architect any baseline VP embodiment with fault detection logic and reaction logic to mitigate fault attacks to both the datapath and the value predictor itself. VPsec also defines a new mode of execution in which the predicted value is trusted rather than the produced value. From a microarchitectural design perspective, VPsec requires minimal hardware changes (negligible area and complexity impact) with respect to a baseline that supports VP, it has no software overheads (no increase in memory footprint or execution time), and it retains most of the performance benefits of VP under realistic attacks. Our evaluation of VPsec demonstrates its efficacy in countering fault attacks, as well as its ability to retain the performance benefits of VP on cryptographic workloads, such as OpenSSL, and non-cryptographic workloads, such as SPEC CPU 2006\/2017.<\/jats:p>","DOI":"10.3390\/cryptography2040027","type":"journal-article","created":{"date-parts":[[2018,9,24]],"date-time":"2018-09-24T10:38:49Z","timestamp":1537785529000},"page":"27","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Improving Performance and Mitigating Fault Attacks Using Value Prediction"],"prefix":"10.3390","volume":"2","author":[{"given":"Rami","family":"Sheikh","sequence":"first","affiliation":[{"name":"Qualcomm Technologies, Inc., Raleigh, NC 27617, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2965-8987","authenticated-orcid":false,"given":"Rosario","family":"Cammarota","sequence":"additional","affiliation":[{"name":"Qualcomm Technologies, Inc., San Diego, CA 92121, USA"}]}],"member":"1968","published-online":{"date-parts":[[2018,9,23]]},"reference":[{"key":"ref_1","doi-asserted-by":"crossref","unstructured":"Ghalaty, N.F., Yuce, B., Taha, M., and Schaumont, P. (2014, January 23). Differential Fault Intensity Analysis. Proceedings of the 2014 Workshop on Fault Diagnosis and Tolerance in Cryptography, Busan, Korea.","DOI":"10.1109\/FDTC.2014.15"},{"key":"ref_2","doi-asserted-by":"crossref","unstructured":"Yuce, B., Ghalaty, N.F., and Schaumont, P. (2015, January 13). Improving Fault Attacks on Embedded Software Using RISC Pipeline Characterization. Proceedings of the 2015 Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC), St. Malo, France.","DOI":"10.1109\/FDTC.2015.16"},{"key":"ref_3","doi-asserted-by":"crossref","unstructured":"Yuce, B., Ghalaty, N.F., Santapuri, H., Deshpande, C., Patrick, C., and Schaumont, P. (2016, January 16). Software Fault Resistance is Futile: Effective Single-Glitch Attacks. Proceedings of the 2016 Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC), Santa Barbara, CA, USA.","DOI":"10.1109\/FDTC.2016.21"},{"key":"ref_4","doi-asserted-by":"crossref","first-page":"95:1","DOI":"10.1145\/3063311","article-title":"Analyzing the Fault Injection Sensitivity of Secure Embedded Software","volume":"16","author":"Yuce","year":"2017","journal-title":"ACM Trans. Embed. Comput. Syst."},{"key":"ref_5","doi-asserted-by":"crossref","unstructured":"Biham, E., and Shamir, A. (1997). Differential fault analysis of secret key cryptosystems. Annual International Cryptology Conference, Springer.","DOI":"10.1007\/BFb0052259"},{"key":"ref_6","unstructured":"Semiconductor Research Corporation (2018, September 23). 2017 Research Opportunities, an Industry Vision and Guide: Security and Privacy. Available online: https:\/\/www.semiconductors.org\/clientuploads\/Research_Technology\/SIA%20SRC%20Vision%20Report%203.30.17.pdf."},{"key":"ref_7","doi-asserted-by":"crossref","first-page":"370","DOI":"10.1109\/JPROC.2005.862424","article-title":"The Sorcerer\u2019s Apprentice Guide to Fault Attacks","volume":"94","author":"Choukri","year":"2006","journal-title":"Proc. IEEE"},{"key":"ref_8","doi-asserted-by":"crossref","unstructured":"Sheikh, R., Cain, H.W., and Damodaran, R. (2017, January 14\u201318). Load value prediction via path-based address prediction: avoiding mispredictions due to conflicting stores. Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), Cambridge, MA, USA.","DOI":"10.1145\/3123939.3123951"},{"key":"ref_9","doi-asserted-by":"crossref","unstructured":"Perais, A., and Seznec, A. (2014, January 15\u201319). Practical data value speculation for future high-end processors. Proceedings of the 20th IEEE International Symposium on High Performance Computer Architecture (HPCA), Orlando, FL, USA.","DOI":"10.1109\/HPCA.2014.6835952"},{"key":"ref_10","doi-asserted-by":"crossref","unstructured":"Perais, A., and Seznec, A. (2015, January 7\u201311). BeBoP: A cost effective predictor infrastructure for superscalar value prediction. Proceedings of the 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA), Burlingame, CA, USA.","DOI":"10.1109\/HPCA.2015.7056018"},{"key":"ref_11","unstructured":"Seznec, A. (2018). Exploring Value Prediction with the EVES Predictor, First Championship Value Prediction, CVP."},{"key":"ref_12","doi-asserted-by":"crossref","unstructured":"Sheikh, R., Cammarota, R., and Ruan, W. (May, January 30). Value prediction for security (VPsec): Countering fault attacks in modern microprocessors. Proceedings of the 2018 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), Washington, DC, USA.","DOI":"10.1109\/HST.2018.8383922"},{"key":"ref_13","doi-asserted-by":"crossref","unstructured":"Cammarota, R., and Sheikh, R. (2018, January 8\u201310). VPsec: Countering Fault Attacks in General Purpose Microprocessors with Value Prediction. Proceedings of the 15th ACM International Conference on Computing Frontiers, Ischia, Italy.","DOI":"10.1145\/3203217.3203276"},{"key":"ref_14","unstructured":"(2018, September 23). OpenSSL, Cryptography and SSL\/TLS Toolkit. Available online: http:\/\/www.openssl.org."},{"key":"ref_15","unstructured":"Standard Performance Evaluation Corporation (2018, September 23). The SPEC CPU 2006 Benchmark Suite. Available online: https:\/\/www.spec.org\/cpu2006\/."},{"key":"ref_16","unstructured":"Standard Performance Evaluation Corporation (2018, September 23). The SPEC CPU 2017 Benchmark Suite. Available online: https:\/\/www.spec.org\/cpu2017\/."},{"key":"ref_17","unstructured":"Mendelson, A., and Gabbay, F. (1996). Speculative Execution Based on Value Prediction, Technion. Technical Report."},{"key":"ref_18","doi-asserted-by":"crossref","first-page":"138","DOI":"10.1145\/248209.237173","article-title":"Value Locality and Load Value Prediction","volume":"31","author":"Lipasti","year":"1996","journal-title":"ACM SIGPLAN Not."},{"key":"ref_19","doi-asserted-by":"crossref","first-page":"547","DOI":"10.1147\/rd.374.0547","article-title":"A load-instruction unit for pipelined processors","volume":"37","author":"Eickemeyer","year":"1993","journal-title":"IBM J. Res. Dev."},{"key":"ref_20","unstructured":"Sazeides, Y., and Smith, J.E. (1997). Implementations of Context-Based Value Predictors, University of Wisconsin-Madison. Technical Report."},{"key":"ref_21","unstructured":"Sazeides, Y., and Smith, J.E. (1997, January 1\u20133). The Predictability of Data Values. Proceedings of the Thirtieth Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), Research Triangle Park, NC, USA."},{"key":"ref_22","unstructured":"(2018, September 23). First Championship Value Prediction. Available online: https:\/\/www.microarch.org\/cvp1."},{"key":"ref_23","doi-asserted-by":"crossref","unstructured":"Gonz\u00e1lez, J., and Gonz\u00e1lez, A. (1997, January 7\u201311). Speculative Execution via Address Prediction and Data Prefetching. Proceedings of the 11th International Conference on Supercomputing (ICS), Vienna, Austria.","DOI":"10.1145\/263580.263631"},{"key":"ref_24","unstructured":"Li, Y., Gomisawa, S., Sakiyama, K., and Ohta, K. (2018, September 23). An Information Theoretic Perspective on the Differential Fault Analysis against AES. Cryptology ePrint Archive. Available online: https:\/\/eprint.iacr.org\/2010\/032."},{"key":"ref_25","doi-asserted-by":"crossref","unstructured":"Karri, R., Kuznetsov, G., and Goessel, M. (2003). Parity-Based Concurrent Error Detection of Substitution-Permutation Network Block Ciphers. International Workshop on Cryptographic Hardware and Embedded Systems, Springer.","DOI":"10.1007\/978-3-540-45238-6_10"},{"key":"ref_26","doi-asserted-by":"crossref","unstructured":"Medwed, M., and Schmidt, J.M. (2008, January 10). A Generic Fault Countermeasure Providing Data and Program Flow Integrity. Proceedings of the 5th Workshop on Fault Diagnosis and Tolerance in Cryptography, Washington, DC, USA.","DOI":"10.1109\/FDTC.2008.11"},{"key":"ref_27","doi-asserted-by":"crossref","unstructured":"Barenghi, A., Breveglieri, L., Koren, I., Pelosi, G., and Regazzoni, F. (2010, January 24). Countermeasures against fault attacks on software implemented AES: effectiveness and cost. Proceedings of the 5th Workshop on Embedded Systems Security (WESS), Scottsdale, Arizona.","DOI":"10.1145\/1873548.1873555"},{"key":"ref_28","doi-asserted-by":"crossref","unstructured":"Patrick, C., Yuce, B., Ghalaty, N.F., and Schaumont, P. (2016). Lightweight Fault Attack Resistance in Software Using Intra-Instruction Redundancy. International Conference on Selected Areas in Cryptography, Springer.","DOI":"10.1007\/978-3-319-69453-5_13"},{"key":"ref_29","doi-asserted-by":"crossref","unstructured":"Chen, Z., Shen, J., Nicolau, A., Veidenbaum, A., Ghalaty, N.F., and Cammarota, R. (2017, January 25). CAMFAS: A Compiler Approach to Mitigate Fault Attacks via Enhanced SIMDization. Proceedings of the 2017 Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC), Taipei, Taiwan.","DOI":"10.1109\/FDTC.2017.10"},{"key":"ref_30","doi-asserted-by":"crossref","first-page":"36:1","DOI":"10.1145\/3141234","article-title":"Compiler-Assisted Loop Hardening Against Fault Attacks","volume":"14","author":"Proy","year":"2017","journal-title":"ACM Trans. Archit. Code Optim."},{"key":"ref_31","unstructured":"Li, X., and Yeung, D. (2008, January 8). Exploiting Value Prediction for Fault Tolerance. Proceedings of the 3rd Workshop on Dependable Architectures, Lake Como, Italy."},{"key":"ref_32","unstructured":"Pomeranz, I., and Vijaykumar, T.N. (2015, January 13\u201317). FaultHound: value-locality-based soft-fault tolerance. Proceedings of the 42nd Annual International Symposium on Computer Architecture (ISCA), Portland, OR, USA."},{"key":"ref_33","doi-asserted-by":"crossref","first-page":"52","DOI":"10.1109\/MM.2017.38","article-title":"Inside 6th-Generation Intel Core: New Microarchitecture Code-Named Skylake","volume":"37","author":"Doweck","year":"2017","journal-title":"IEEE Micro"},{"key":"ref_34","unstructured":"(2018, September 23). SpMV Benchmark. Available online: http:\/\/bebop.cs.berkeley.edu\/spmvbench\/."},{"key":"ref_35","unstructured":"Perelman, E., Hamerly, G., and Calder, B. (October, January 27). Picking Statistically Valid and Early Simulation Points. Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques (PACT), New Orleans, LA, USA."},{"key":"ref_36","doi-asserted-by":"crossref","unstructured":"Kocher, P., Genkin, D., Gruss, D., Haas, W., Hamburg, M., Lipp, M., and Yarom, Y. (2018). Spectre Attacks: Exploiting Speculative Execution. arXiv.","DOI":"10.1109\/SP.2019.00002"}],"container-title":["Cryptography"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/2410-387X\/2\/4\/27\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T15:22:08Z","timestamp":1760196128000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/2410-387X\/2\/4\/27"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9,23]]},"references-count":36,"journal-issue":{"issue":"4","published-online":{"date-parts":[[2018,12]]}},"alternative-id":["cryptography2040027"],"URL":"https:\/\/doi.org\/10.3390\/cryptography2040027","relation":{},"ISSN":["2410-387X"],"issn-type":[{"type":"electronic","value":"2410-387X"}],"subject":[],"published":{"date-parts":[[2018,9,23]]}}}