{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,13]],"date-time":"2026-04-13T07:00:54Z","timestamp":1776063654047,"version":"3.50.1"},"reference-count":32,"publisher":"MDPI AG","issue":"2","license":[{"start":{"date-parts":[[2020,4,10]],"date-time":"2020-04-10T00:00:00Z","timestamp":1586476800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1813945"],"award-info":[{"award-number":["1813945"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Cryptography"],"abstract":"<jats:p>This paper investigates countermeasures to side-channel attacks. A dynamic partial reconfiguration (DPR) method is proposed for field programmable gate arrays (FPGAs)s to make techniques such as differential power analysis (DPA) and correlation power analysis (CPA) difficult and ineffective. We call the technique side-channel power resistance for encryption algorithms using DPR, or SPREAD. SPREAD is designed to reduce cryptographic key related signal correlations in power supply transients by changing components of the hardware implementation on-the-fly using DPR. Replicated primitives within the advanced encryption standard (AES) algorithm, in particular, the substitution-box (SBOX)s, are synthesized to multiple and distinct gate-level implementations. The different implementations change the delay characteristics of the SBOXs, reducing correlations in the power traces, which, in turn, increases the difficulty of side-channel attacks. The effectiveness of the proposed countermeasures depends greatly on this principle; therefore, the focus of this paper is on the evaluation of implementation diversity techniques.<\/jats:p>","DOI":"10.3390\/cryptography4020013","type":"journal-article","created":{"date-parts":[[2020,4,13]],"date-time":"2020-04-13T04:45:31Z","timestamp":1586753131000},"page":"13","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":11,"title":["Side-Channel Power Resistance for Encryption Algorithms Using Implementation Diversity"],"prefix":"10.3390","volume":"4","author":[{"given":"Ivan","family":"Bow","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of New Mexico, Albuquerque, NM 87131, USA"}]},{"given":"Nahome","family":"Bete","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of New Mexico, Albuquerque, NM 87131, USA"}]},{"given":"Fareena","family":"Saqib","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of North Carolina, Charlotte, NC 27599, USA"}]},{"given":"Wenjie","family":"Che","sequence":"additional","affiliation":[{"name":"Klipsch School of Electrical and Computer Engineering, New Mexico State University, Las Cruces, NM 88003, USA"}]},{"given":"Chintan","family":"Patel","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, University of Maryland, Baltimore County, MD 20742, USA"}]},{"given":"Ryan","family":"Robucci","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, University of Maryland, Baltimore County, MD 20742, USA"}]},{"given":"Calvin","family":"Chan","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of New Mexico, Albuquerque, NM 87131, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1876-117X","authenticated-orcid":false,"given":"Jim","family":"Plusquellic","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of New Mexico, Albuquerque, NM 87131, USA"}]}],"member":"1968","published-online":{"date-parts":[[2020,4,10]]},"reference":[{"key":"ref_1","first-page":"33","article-title":"Integrated circuit security threats and hardware assurance countermeasures, real-time information assurance","volume":"26","author":"Goertzel","year":"2013","journal-title":"CrossTalk"},{"key":"ref_2","unstructured":"(2020, April 10). Grand Challenges for Engineering. Available online: http:\/\/www.engineeringchallenges.org\/."},{"key":"ref_3","unstructured":"Ke, H., Carulli, J.M., and Makris, Y. (2013, January 6\u201313). Counterfeit Electronics: A Rising Threat in the Semiconductor Manufacturing Industry. Proceedings of the 2013 IEEE International Test Conference (ITC), Anaheim, CA, USA."},{"key":"ref_4","doi-asserted-by":"crossref","unstructured":"Koblitz, N. (1996). Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS, and Other Systems. Advances in Cryptology \u2014 CRYPTO \u201996. CRYPTO 1996. Lecture Notes in Computer Science, Springer.","DOI":"10.1007\/3-540-68697-5"},{"key":"ref_5","doi-asserted-by":"crossref","unstructured":"Wiener, M. (1999). Differential Power Analysis. Advances in Cryptology \u2014 CRYPTO\u2019 99. CRYPTO 1999. Lecture Notes in Computer Science, Springer.","DOI":"10.1007\/3-540-48405-1"},{"key":"ref_6","doi-asserted-by":"crossref","first-page":"101","DOI":"10.1007\/s001450010016","article-title":"On the importance of checking cryptographic protocols for faults","volume":"14","author":"Boneh","year":"2001","journal-title":"J. Cryptol."},{"key":"ref_7","doi-asserted-by":"crossref","first-page":"370","DOI":"10.1109\/JPROC.2005.862424","article-title":"The Sorcerer\u2019s apprentice guide to fault attacks","volume":"94","author":"Hagai","year":"2006","journal-title":"Proc. IEEE"},{"key":"ref_8","first-page":"16","article-title":"Correlation power analysis with a leakage model","volume":"3156","author":"Brier","year":"2004","journal-title":"CHES"},{"key":"ref_9","first-page":"251","article-title":"Electromagnetic analysis: Concrete results","volume":"2162","author":"Gandolfi","year":"2001","journal-title":"CHES"},{"key":"ref_10","first-page":"29","article-title":"The EM side channel(s)","volume":"2523","author":"Agrawal","year":"2002","journal-title":"CHES"},{"key":"ref_11","doi-asserted-by":"crossref","first-page":"381","DOI":"10.1007\/978-0-387-71817-0_14","article-title":"Improved techniques for side-channel analysis","volume":"14","author":"Rohatgi","year":"2009","journal-title":"Cryptogr. Eng."},{"key":"ref_12","unstructured":"Tiri, K., Akmal, M., and Verbauwhede, I. (2002, January 24\u201326). A Dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards. Proceedings of the 28th European Solid-State Circuits Conference Solid-State Circuits Conference, Florence, Italy."},{"key":"ref_13","unstructured":"Tiri, K., and Verbauwhede, I. (2004, January 16\u201320). A logic level design methodology for a secure DPA resistant ASIC or FPGA. Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, Paris, France."},{"key":"ref_14","unstructured":"(2020, April 10). Intel Marrying FPGA, Beefy Broadwell for Open Compute Future. Available online: https:\/\/www.nextplatform.com\/2016\/03\/14\/intel-marrying-fpga-beefy-broadwell-open-compute-future\/."},{"key":"ref_15","doi-asserted-by":"crossref","unstructured":"Sasdrich, P., Mischke, A., Moradi, O., and G\u00fcneysu, T. (2015, January 5\u20137). Achieving side-channel protection with dynamic logic reconfigurable on modern FPGAs. Proceedings of the 2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), Washington, DC, USA.","DOI":"10.1109\/HST.2015.7140251"},{"key":"ref_16","doi-asserted-by":"crossref","unstructured":"Sasdrich, P., Mischke, A., Moradi, O., and G\u00fcneysu, T. (2015). Side-channel protection by randomizing look-up tables on reconfigurable hardware. Constructive Side-Channel Analysis and Secure Design (COSADE), Springer International Publishing.","DOI":"10.1007\/978-3-319-21476-4_7"},{"key":"ref_17","doi-asserted-by":"crossref","unstructured":"Jungk, B., St\u00f6ttinger, M., Gampe, J., Reith, S., and Huss, S.A. (2012, January 10\u201312). Side-channel resistant AES architecture utilizing randomized composite field representations. Proceedings of the 2012 International Conference on Field-Programmable Technology, Seoul, South Korea.","DOI":"10.1109\/FPT.2012.6412123"},{"key":"ref_18","first-page":"346","article-title":"Power and fault analysis resistance in hardware through dynamic reconfiguration","volume":"5154","author":"Mentens","year":"2008","journal-title":"CHES"},{"key":"ref_19","first-page":"1","article-title":"Secure, remote, dynamic reconfiguration of FPGAs","volume":"7","author":"Vliegen","year":"2015","journal-title":"Trans. Reconfig. Technol. Syst."},{"key":"ref_20","doi-asserted-by":"crossref","unstructured":"Mishra, P., Bhunia, S., and Tehranipoor, M. (2017). A novel mutating runtime architecture for embedding multiple countermeasures against side-channel attacks. Hardware IP Security and Trust, Springer.","DOI":"10.1007\/978-3-319-49025-0"},{"key":"ref_21","first-page":"33","article-title":"Generic side-channel countermeasures for reconfigurable devices","volume":"6917","author":"Moradi","year":"2011","journal-title":"CHES"},{"key":"ref_22","unstructured":"Swankoski, E.J., Brooks, R.R., Narayanan, V., Kandemir, M., and Irwin, M.J. (2004, January 26\u201330). A parallel architecture for secure FPGA symmetric encryption. Proceedings of the 18th International Parallel and Distributed Processing Symposium, Santa Fe, NM, USA."},{"key":"ref_23","doi-asserted-by":"crossref","first-page":"1201","DOI":"10.1109\/TCAD.2015.2419621","article-title":"A Secure Reconfigurable Crypto IC With Countermeasures Against SPA, DPA, and EMA","volume":"34","author":"Shan","year":"2015","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"ref_24","doi-asserted-by":"crossref","first-page":"608","DOI":"10.1109\/TVLSI.2016.2592967","article-title":"CPA secured data-dependent delay-assignment methodology","volume":"25","author":"Levi","year":"2019","journal-title":"Trans. VLSI"},{"key":"ref_25","first-page":"82","article-title":"Low-cost Pseudoasynchronous circuit design style with reduced exploitable side information","volume":"25","author":"Levi","year":"2017","journal-title":"Trans. VLSI"},{"key":"ref_26","doi-asserted-by":"crossref","unstructured":"Hettwer, B., Petersen, J., Gehrer, S., Neumann, H., and G\u00fcneysu, T. (2019, January 25\u201329). Securing cryptographic circuits by exploiting implementation diversity and partial reconfiguration on FPGAs. Proceedings of the 2019 Design, Automation and Test in Europe Conference and Exhibition (DATE), Florence, Italy.","DOI":"10.23919\/DATE.2019.8714801"},{"key":"ref_27","unstructured":"Bete, N.G., Nakka, M., Plusquellic, J., Saqib, F., Patel, C., and Robucci, R. (2020, April 10). Implementation Diversity and Dynamic Partial Reconfiguration for Impeding Differential Power Analysis Attacks on FPGAs. Hardware Demo Session at HOST. Available online: http:\/\/www.hostsymposium.org\/host2017\/hardware-demo-list.php."},{"key":"ref_28","unstructured":"Bete, N., Saqib, F., Patel, C., Robucci, R., and Plusquellic, J. (2020, April 10). Side-channel Power Resistance for Encryption Algorithms using Dynamic Partial Reconfiguration (SPREAD). Available online: http:\/\/www.hostsymposium.org\/host2018\/hardware-demo-list.php."},{"key":"ref_29","unstructured":"Sakura, X. (2020, April 10). Available online: http:\/\/satoh.cs.uec.ac.jp\/SAKURA\/hardware\/SAKURA-X.html."},{"key":"ref_30","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1007\/s13389-011-0006-y","article-title":"Introduction to differential power analysis","volume":"1","author":"Kocher","year":"2011","journal-title":"J. Cryptogr. Eng."},{"key":"ref_31","unstructured":"Mangard, S., Oswald, E., and Popp, T. (2007). Power Analysis Attacks, Revealing the Secrets of Smart Cards, Springer."},{"key":"ref_32","unstructured":"(2020, April 10). Pearson Correlation Coefficient. Available online: https:\/\/en.wikipedia.org\/wiki\/Pearson_correlation_coefficient."}],"container-title":["Cryptography"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/2410-387X\/4\/2\/13\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T09:17:32Z","timestamp":1760174252000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/2410-387X\/4\/2\/13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4,10]]},"references-count":32,"journal-issue":{"issue":"2","published-online":{"date-parts":[[2020,6]]}},"alternative-id":["cryptography4020013"],"URL":"https:\/\/doi.org\/10.3390\/cryptography4020013","relation":{},"ISSN":["2410-387X"],"issn-type":[{"value":"2410-387X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,4,10]]}}}