{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T15:31:58Z","timestamp":1772206318567,"version":"3.50.1"},"reference-count":72,"publisher":"MDPI AG","issue":"1","license":[{"start":{"date-parts":[[2021,2,4]],"date-time":"2021-02-04T00:00:00Z","timestamp":1612396800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Cryptography"],"abstract":"<jats:p>Over the last two decades, hardware security has gained increasing attention in academia and industry. Flash memory has been given a spotlight in recent years, with the question of whether or not it can prove useful in a security role. Because of inherent process variation in the characteristics of flash memory modules, they can provide a unique fingerprint for a device and have thus been proposed as locations for hardware security primitives. These primitives include physical unclonable functions (PUFs), true random number generators (TRNGs), and integrated circuit (IC) counterfeit detection. In this paper, we evaluate the efficacy of flash memory-based security primitives and categorize them based on the process variations they exploit, as well as other features. We also compare and evaluate flash-based security primitives in order to identify drawbacks and essential design considerations. Finally, we describe new directions, challenges of research, and possible security vulnerabilities for flash-based security primitives that we believe would benefit from further exploration.<\/jats:p>","DOI":"10.3390\/cryptography5010007","type":"journal-article","created":{"date-parts":[[2021,2,4]],"date-time":"2021-02-04T21:29:27Z","timestamp":1612474167000},"page":"7","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":9,"title":["Flash-Based Security Primitives: Evolution, Challenges and Future Directions"],"prefix":"10.3390","volume":"5","author":[{"given":"Holden","family":"Gordon","sequence":"first","affiliation":[{"name":"Electrical and Computer Engineering, Santa Clara University, Santa Clara, CA 95053, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jack","family":"Edmonds","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, Santa Clara University, Santa Clara, CA 95053, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Soroor","family":"Ghandali","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, Santa Clara University, Santa Clara, CA 95053, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8059-6398","authenticated-orcid":false,"given":"Wei","family":"Yan","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, Clarkson University, Potsdam, NY 13699, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4590-7170","authenticated-orcid":false,"given":"Nima","family":"Karimian","sequence":"additional","affiliation":[{"name":"Computer Engineering, San Jose State University, San Jose, CA 95192, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8410-4306","authenticated-orcid":false,"given":"Fatemeh","family":"Tehranipoor","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, Santa Clara University, Santa Clara, CA 95053, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"1968","published-online":{"date-parts":[[2021,2,4]]},"reference":[{"key":"ref_1","doi-asserted-by":"crossref","unstructured":"Anagnostopoulos, N.A., Katzenbeisser, S., Chandy, J., and Tehranipoor, F. (2018). An overview of DRAM-based security primitives. Cryptography, 2.","DOI":"10.3390\/cryptography2020007"},{"key":"ref_2","doi-asserted-by":"crossref","unstructured":"Tehranipoor, F., Karimian, N., Xiao, K., and Chandy, J. (2015, January 20\u201322). DRAM based intrinsic physical unclonable functions for system level security. Proceedings of the 25th edition on Great Lakes Symposium on VLSI, Pittsburgh, PA, USA.","DOI":"10.1145\/2742060.2742069"},{"key":"ref_3","doi-asserted-by":"crossref","first-page":"963","DOI":"10.1109\/TED.2018.2792436","article-title":"True random number generation using read noise of flash memory cells","volume":"65","author":"Ray","year":"2018","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_4","doi-asserted-by":"crossref","unstructured":"Karimian, N., and Tehranipoor, F. (2019, January 9\u201311). How to Generate Robust Keys from Noisy DRAMs?. Proceedings of the 2019 on Great Lakes Symposium on VLSI, Tysons Corner, VA, USA.","DOI":"10.1145\/3299874.3319494"},{"key":"ref_5","doi-asserted-by":"crossref","unstructured":"Gassend, B., Clarke, D., Van Dijk, M., and Devadas, S. (2002, January 18\u201322). Silicon physical random functions. Proceedings of the 9th ACM Conference on Computer and Communications Security, Washington, DC, USA.","DOI":"10.1145\/586110.586132"},{"key":"ref_6","doi-asserted-by":"crossref","unstructured":"Sushma, R., and Murty, N.S. (2018, January 14\u201315). Feedback Oriented XORed Flip-Flop Based Arbiter PUF. Proceedings of the 2018 International Conference on Electrical, Electronics, Communication, Computer, and Optimization Techniques (ICEECCOT), Msyuru, India.","DOI":"10.1109\/ICEECCOT43722.2018.9001605"},{"key":"ref_7","doi-asserted-by":"crossref","unstructured":"Cui, Y., Wang, C., Liu, W., Yu, Y., O\u2019Neill, M., and Lombardi, F. (2016, January 22\u201325). Low-cost configurable ring oscillator PUF with improved uniqueness. Proceedings of the 2016 IEEE International Symposium on Circuits and Systems (ISCAS), Montreal, QC, Canada.","DOI":"10.1109\/ISCAS.2016.7527301"},{"key":"ref_8","doi-asserted-by":"crossref","unstructured":"Anagnostopoulos, N.A., Arul, T., Fan, Y., Hatzfeld, C., Lotichius, J., Sharma, R., Fernandes, F., Tehranipoor, F., and Katzenbeisser, S. (2018, January 23\u201325). Securing IoT Devices Using Robust DRAM PUFs. Proceedings of the 2018 Global Information Infrastructure and Networking Symposium (GIIS), Thessaloniki, Greece.","DOI":"10.1109\/GIIS.2018.8635789"},{"key":"ref_9","doi-asserted-by":"crossref","unstructured":"Urien, P. (2020, January 10\u201313). Innovative ATMEGA8 Microcontroler Static Authentication Based on SRAM PUF. Proceedings of the 2020 IEEE 17th Annual Consumer Communications Networking Conference (CCNC), Las Vegas, NV, USA.","DOI":"10.1109\/CCNC46108.2020.9045502"},{"key":"ref_10","doi-asserted-by":"crossref","unstructured":"R\u00fchrmair, U., and Holcomb, D.E. (2014, January 24\u201328). PUFs at a glance. Proceedings of the 2014 Design, Automation Test in Europe Conference Exhibition (DATE), Dresden, Germany.","DOI":"10.7873\/DATE2014.360"},{"key":"ref_11","doi-asserted-by":"crossref","unstructured":"Prabhu, P., Akel, A., Grupp, L.M., Wing-Kei, S.Y., Suh, G.E., Kan, E., and Swanson, S. (2011, January 22\u201324). Extracting device fingerprints from flash memory by exploiting physical variations. Proceedings of the International Conference on Trust and Trustworthy Computing, Pittsburgh, PA, USA.","DOI":"10.1007\/978-3-642-21599-5_14"},{"key":"ref_12","doi-asserted-by":"crossref","first-page":"1085","DOI":"10.1109\/TVLSI.2016.2606658","article-title":"DRAM-based intrinsic physically unclonable functions for system-level security and authentication","volume":"25","author":"Tehranipoor","year":"2016","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref_13","doi-asserted-by":"crossref","unstructured":"Eckert, C., Tehranipoor, F., and Chandy, J.A. (2017, January 6\u20139). DRNG: DRAM-based random number generation using its startup value behavior. Proceedings of the 2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS), Boston, MA, USA.","DOI":"10.1109\/MWSCAS.2017.8053159"},{"key":"ref_14","doi-asserted-by":"crossref","unstructured":"Brederlow, R., Prakash, R., Paulus, C., and Thewes, R. (2006, January 6\u20139). A low-power true random number generator using random telegraph noise of single oxide-traps. Proceedings of the 2006 IEEE International Solid State Circuits Conference-Digest of Technical Papers, San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2006.1696222"},{"key":"ref_15","doi-asserted-by":"crossref","first-page":"1084","DOI":"10.1109\/TVLSI.2018.2804258","article-title":"DVFT: A Lightweight Solution for Power-Supply Noise-Based TRNG Using Dynamic Voltage Feedback Tuning System","volume":"26","author":"Tehranipoor","year":"2018","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref_16","doi-asserted-by":"crossref","unstructured":"Tehranipoor, F., Yan, W., and Chandy, J.A. (2016, January 3\u20135). Robust hardware true random number generators using DRAM remanence effects. Proceedings of the 2016 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), McLean, VA, USA.","DOI":"10.1109\/HST.2016.7495561"},{"key":"ref_17","doi-asserted-by":"crossref","first-page":"1207","DOI":"10.1109\/JPROC.2014.2332291","article-title":"Counterfeit Integrated Circuits: A Rising Threat in the Global Semiconductor Supply Chain","volume":"102","author":"Guin","year":"2014","journal-title":"Proc. IEEE"},{"key":"ref_18","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1109\/MSPEC.2006.1628506","article-title":"Bogus: Electronic manufacturing and consumers confront a rising tide of counterfeit electronics","volume":"43","author":"Pecht","year":"2006","journal-title":"IEEE Spectr."},{"key":"ref_19","unstructured":"Nathalie, K.-N., and Stephanie, P. (2013, January 18\u201322). Qualification and Testing Process to Implement Anti-Counterfeiting Technologies into IC Packages. Proceedings of the 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE), Grenoble, France."},{"key":"ref_20","doi-asserted-by":"crossref","unstructured":"Guin, U., Wang, W., Harper, C., and Singh, A.D. (2019, January 5\u201310). Detecting recycled socs by exploiting aging induced biases in memory cells. Proceedings of the 2019 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), McLean, VA, USA.","DOI":"10.1109\/HST.2019.8741032"},{"key":"ref_21","doi-asserted-by":"crossref","first-page":"462","DOI":"10.1109\/TDSC.2018.2822298","article-title":"Decay-Based DRAM PUFs in Commodity Devices","volume":"16","author":"Schaller","year":"2018","journal-title":"IEEE Trans. Dependable Secur. Comput."},{"key":"ref_22","doi-asserted-by":"crossref","first-page":"1198","DOI":"10.1109\/TC.2008.212","article-title":"Power-up SRAM state as an identifying fingerprint and source of true random numbers","volume":"58","author":"Holcomb","year":"2008","journal-title":"IEEE Trans. Comput."},{"key":"ref_23","doi-asserted-by":"crossref","first-page":"301","DOI":"10.1007\/s10836-020-05881-6","article-title":"Aging-Resilient SRAM-based True Random Number Generator for Lightweight Devices","volume":"36","author":"Wang","year":"2020","journal-title":"J. Electron. Test."},{"key":"ref_24","doi-asserted-by":"crossref","unstructured":"Cai, Y., Luo, Y., Ghose, S., and Mutlu, O. (2015, January 22\u201325). Read disturb errors in MLC NAND flash memory: Characterization, mitigation, and recovery. Proceedings of the 2015 45th Annual IEEE\/IFIP International Conference on Dependable Systems and Networks, Rio de Janeiro, Brazil.","DOI":"10.1109\/DSN.2015.49"},{"key":"ref_25","doi-asserted-by":"crossref","unstructured":"Che, W., Plusquellic, J., and Bhunia, S. (2014, January 2\u20136). A non-volatile memory based physically unclonable function without helper data. Proceedings of the 2014 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), San Jose, CA, USA.","DOI":"10.1109\/ICCAD.2014.7001345"},{"key":"ref_26","doi-asserted-by":"crossref","unstructured":"De Castro, C.G., de Medeiros C\u00e2mara, S., da Costa Carmo, L.F.R., and Boccardo, D.R. (2017, January 6\u201310). EVINCED: Integrity Verification Scheme for Embedded Systems Based on Time and Clock Cycles. Proceedings of the 2017 IEEE 15th Intl Conf on Dependable, Autonomic and Secure Computing, 15th Intl Conf on Pervasive Intelligence and Computing, 3rd Intl Conf on Big Data Intelligence and Computing and Cyber Science and Technology Congress (DASC\/PiCom\/DataCom\/CyberSciTech), Orlando, FL, USA.","DOI":"10.1109\/DASC-PICom-DataCom-CyberSciTec.2017.135"},{"key":"ref_27","doi-asserted-by":"crossref","unstructured":"Bindal, A. (2017). Fundamentals of Computer Architecture and Design, Springer.","DOI":"10.1007\/978-3-319-25811-9"},{"key":"ref_28","unstructured":"Oh, J.W. (2014). Reverse Engineering Flash Memory for Fun and Benefit, Blackhat US."},{"key":"ref_29","doi-asserted-by":"crossref","unstructured":"Micheloni, R. (2016). 3D Flash Memories, Springer.","DOI":"10.1007\/978-94-017-7512-0"},{"key":"ref_30","unstructured":"Chang, K.P., Lue, H.T., Chen, C.P., Chen, C.F., Chen, Y.R., Hsiao, Y.H., Hsieh, C.C., Shih, Y.H., Yang, T., and Chen, K.C. (2012, January 20\u201323). Memory architecture of 3d vertical gate (3dvg) nand flash using plural island-gate ssl decoding method and study of it\u2019s program inhibit characteristics. Proceedings of the 2012 4th IEEE International Memory Workshop, Milan, Italy."},{"key":"ref_31","unstructured":"Shirota, R., Nakayama, R., Kirisawa, R., Momodomi, M., Sakui, K., Itoh, Y., Aritome, S., Endoh, T., Hatori, F., and Masuoka, F. (1990, January 9\u201312). A 2.3 mu m\/sup 2\/memory cell structure for 16 Mb NAND EEPROMs. Proceedings of the International Technical Digest on Electron Devices, San Francisco, CA, USA."},{"key":"ref_32","doi-asserted-by":"crossref","first-page":"523","DOI":"10.1109\/JPROC.2003.811705","article-title":"An overview of flash architectural developments","volume":"91","author":"Campardo","year":"2003","journal-title":"Proc. IEEE"},{"key":"ref_33","doi-asserted-by":"crossref","unstructured":"Jung, S.M., Jang, J., Cho, W., Cho, H., Jeong, J., Chang, Y., Kim, J., Rah, Y., Son, Y., and Park, J. (2006, January 11\u201313). Three dimensionally stacked NAND flash memory technology using stacking single crystal Si layers on ILD and TANOS structure for beyond 30 nm node. Proceedings of the 2006 International Electron Devices Meeting, San Francisco, CA, USA.","DOI":"10.1109\/IEDM.2006.346902"},{"key":"ref_34","doi-asserted-by":"crossref","first-page":"75","DOI":"10.1016\/S1005-8885(17)60214-0","article-title":"Analysis of 3D NAND technologies and comparison between charge-trap-based and floating-gate-based flash devices","volume":"24","author":"Shijun","year":"2017","journal-title":"J. China Univ. Posts Telecommun."},{"key":"ref_35","doi-asserted-by":"crossref","unstructured":"Micheloni, R., Crippa, L., Zambelli, C., and Olivo, P. (2017). Architectural and integration options for 3d NAND flash memories. Computers, 6.","DOI":"10.3390\/computers6030027"},{"key":"ref_36","doi-asserted-by":"crossref","unstructured":"Chowdhur, M.A.H., and Kimy, K.-H. (2008, January 17\u201319). A survey of flash memory design and implementation of database in flash memory. Proceedings of the 2008 3rd International Conference on Intelligent System and Knowledge Engineering, Xiamen, China.","DOI":"10.1109\/ISKE.2008.4731123"},{"key":"ref_37","doi-asserted-by":"crossref","unstructured":"Fukuzumi, Y., Katsumata, R., Kito, M., Kido, M., Sato, M., Tanaka, H., Nagata, Y., Matsuoka, Y., Iwata, Y., and Aochi, H. (2007, January 10\u201312). Optimal integration and characteristics of vertical array devices for ultra-high density, bit-cost scalable flash memory. Proceedings of the 2007 IEEE International Electron Devices Meeting, Washington, DC, USA.","DOI":"10.1109\/IEDM.2007.4418970"},{"key":"ref_38","doi-asserted-by":"crossref","unstructured":"Tanaka, H., Kido, M., Yahashi, K., Oomura, M., Katsumata, R., Kito, M., Fukuzumi, Y., Sato, M., Nagata, Y., and Matsuoka, Y. (2007, January 12\u201314). Bit cost scalable technology with punch and plug process for ultra high density flash memory. Proceedings of the 2007 IEEE Symposium on VLSI Technology, Kyoto, Japan.","DOI":"10.1109\/VLSIT.2007.4339708"},{"key":"ref_39","doi-asserted-by":"crossref","unstructured":"Ishiduki, M., Fukuzumi, Y., Katsumata, R., Kito, M., Kido, M., Tanaka, H., Komori, Y., Nagata, Y., Fujiwara, T., and Maeda, T. (2009, January 7\u20139). Optimal device structure for pipe-shaped BiCS flash memory for ultra high density storage device with excellent performance and reliability. Proceedings of the 2009 IEEE International Electron Devices Meeting (IEDM), Baltimore, MD, USA.","DOI":"10.1109\/IEDM.2009.5424261"},{"key":"ref_40","first-page":"204","article-title":"A 128 Gb 3b\/cell V-NAND flash memory with 1 Gb\/s I\/O rate","volume":"51","author":"Jeong","year":"2015","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_41","doi-asserted-by":"crossref","first-page":"210","DOI":"10.1109\/JSSC.2016.2604297","article-title":"256 Gb 3 b\/cell V-NAND flash memory with 48 stacked WL layers","volume":"52","author":"Kang","year":"2016","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_42","doi-asserted-by":"crossref","unstructured":"Aochi, H. (2009, January 10\u201314). BiCS flash as a future 3D non-volatile memory technology for ultra high density storage devices. Proceedings of the 2009 IEEE International Memory Workshop, Monterey, CA, USA.","DOI":"10.1109\/IMW.2009.5090581"},{"key":"ref_43","unstructured":"Nishi, Y., and Magyari-Kope, B. (2019). Advances in Non-Volatile Memory and Storage Technology, Woodhead Publishing."},{"key":"ref_44","doi-asserted-by":"crossref","unstructured":"Xu, S.Q., Yu, W.k., Suh, G.E., and Kan, E.C. (2014, January 18\u201321). Understanding sources of variations in flash memory for physical unclonable functions. Proceedings of the 2014 IEEE 6th International Memory Workshop (IMW), Taipei, Taiwan.","DOI":"10.1109\/IMW.2014.6849385"},{"key":"ref_45","doi-asserted-by":"crossref","first-page":"937","DOI":"10.1109\/TED.2020.2968272","article-title":"An Aging-Resistant NAND Flash Memory Physical Unclonable Function","volume":"67","author":"Sakib","year":"2020","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_46","doi-asserted-by":"crossref","unstructured":"Jia, S., Xia, L., Wang, Z., Lin, J., Zhang, G., and Ji, Y. (2015, January 9\u201311). Extracting robust keys from nand flash physical unclonable functions. Proceedings of the International Conference on Information Security, Trondheim, Norway.","DOI":"10.1007\/978-3-319-23318-5_24"},{"key":"ref_47","doi-asserted-by":"crossref","first-page":"2390","DOI":"10.1109\/TNS.2015.2490019","article-title":"Interrupted PROGRAM and ERASE operations for characterizing radiation effects in commercial NAND flash memories","volume":"62","author":"Roach","year":"2015","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_48","unstructured":"Heidecker, J. (2010). Flash Memory Reliability: Read, Program, and Erase Latency versus Endurance Cycling, Technical Report."},{"key":"ref_49","doi-asserted-by":"crossref","first-page":"888","DOI":"10.1109\/TED.2019.2963203","article-title":"True Random Number Generation From Commodity NVM Chips","volume":"67","author":"Chakraborty","year":"2020","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_50","doi-asserted-by":"crossref","unstructured":"Fayrushin, A., Seol, K., Na, J., Hur, S., Choi, J., and Kim, K. (2009, January 7\u20139). The new program\/erase cycling degradation mechanism of NAND flash memory devices. Proceedings of the 2009 IEEE International Electron Devices Meeting (IEDM), Baltimore, MD, USA.","DOI":"10.1109\/IEDM.2009.5424213"},{"key":"ref_51","doi-asserted-by":"crossref","first-page":"67","DOI":"10.1109\/TED.2010.2088126","article-title":"Threshold voltage fluctuation by random telegraph noise in floating gate NAND flash memory string","volume":"58","author":"Joe","year":"2010","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_52","doi-asserted-by":"crossref","unstructured":"Puglisi, F.M., Padovani, A., Larcher, L., and Pavan, P. (2017, January 4\u20137). Random telegraph noise: Measurement, data analysis, and interpretation. Proceedings of the 2017 IEEE 24th International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA), Chengdu, China.","DOI":"10.1109\/IPFA.2017.8060057"},{"key":"ref_53","doi-asserted-by":"crossref","unstructured":"Wang, Y., Yu, W.K., Wu, S., Malysa, G., Suh, G.E., and Kan, E.C. (2012, January 20\u201323). Flash memory for ubiquitous hardware security functions: True random number generation and device fingerprints. Proceedings of the 2012 IEEE Symposium on Security and Privacy, San Francisco, CA, USA.","DOI":"10.1109\/SP.2012.12"},{"key":"ref_54","doi-asserted-by":"crossref","first-page":"384","DOI":"10.1109\/TNANO.2015.2397956","article-title":"Investigation of physically unclonable functions using flash memory for integrated circuit authentication","volume":"14","author":"Kim","year":"2015","journal-title":"IEEE Trans. Nanotechnol."},{"key":"ref_55","doi-asserted-by":"crossref","unstructured":"Saito, T., Nagase, H., Izuna, M., Shimoi, T., Kanda, A., Ito, T., and Kono, T. (2017). High-Temperature Stable Physical Unclonable Functions with Error-Free Readout Scheme Based on 28nm SG-MONOS Flash Memory for Security Applications. IEEE Int. Mem. Workshop, 127\u2013130.","DOI":"10.1109\/IMW.2017.7939086"},{"key":"ref_56","doi-asserted-by":"crossref","unstructured":"Wu, M., Yang, T., Chen, L., Lin, C., Hu, H., Su, F., Wang, C., Huang, J.P., Chen, H., and Lu, C.C. (2018, January 11\u201315). A PUF scheme using competing oxide rupture with bit error rate approaching zero. Proceedings of the 2018 IEEE International Solid\u2014State Circuits Conference (ISSCC), San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2018.8310218"},{"key":"ref_57","doi-asserted-by":"crossref","first-page":"263","DOI":"10.1016\/j.vlsi.2017.10.001","article-title":"Reliable techniques for integrated circuit identification and true random number generation using 1.5-transistor flash memory","volume":"65","author":"Clark","year":"2019","journal-title":"Integration"},{"key":"ref_58","doi-asserted-by":"crossref","first-page":"307","DOI":"10.1109\/TC.2018.2866459","article-title":"Microcontroller TRNGs Using Perturbed States of NOR Flash Memory Cells","volume":"68","author":"Poudel","year":"2019","journal-title":"IEEE Trans. Comput."},{"key":"ref_59","doi-asserted-by":"crossref","unstructured":"Mahmoodi, M., Nili, H., Larimian, S., Guo, X., and Strukov, D. (2019, January 2\u20136). ChipSecure: A Reconfigurable Analog eFlash-Based PUF with Machine Learning Attack Resiliency in 55nm CMOS. Proceedings of the 2019 56th ACM\/IEEE Design Automation Conference (DAC), Las Vegas, NV, USA.","DOI":"10.1145\/3316781.3324890"},{"key":"ref_60","doi-asserted-by":"crossref","first-page":"1586","DOI":"10.1109\/TED.2020.2976632","article-title":"Lightweight Integrated Design of PUF and TRNG Security Primitives Based on eFlash Memory in 55-nm CMOS","volume":"67","author":"Larimian","year":"2020","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_61","doi-asserted-by":"crossref","unstructured":"Zimu Guo, X., Xu, M.M.T., and Forte, D. (2017, January 18\u201322). FFD: A framework for fake flash detection. Proceedings of the 2017 54th ACM\/EDAC\/IEEE Design Automation Conference (DAC), Austin, TX, USA.","DOI":"10.1145\/3061639.3062249"},{"key":"ref_62","doi-asserted-by":"crossref","unstructured":"Kumari, P., Talukder, B.M.S.B., Sakib, S., Ray, B., and Rahman, M.T. (May, January 30). Independent detection of recycled flash memory: Challenges and Solutions. Proceedings of the 2018 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), Washington, DC, USA.","DOI":"10.1109\/HST.2018.8383895"},{"key":"ref_63","doi-asserted-by":"crossref","unstructured":"Chattopadhyay, S., Kumari, P., Ray, B., and Chakraborty, R.S. (2019, January 10\u201313). Machine Learning Assisted Accurate Estimation of Usage Duration and Manufacturer for Recycled and Counterfeit Flash Memory Detection. Proceedings of the 2019 IEEE 28th Asian Test Symposium (ATS), Kolkata, India.","DOI":"10.1109\/ATS47505.2019.000-1"},{"key":"ref_64","doi-asserted-by":"crossref","unstructured":"Liu, M., and Kim, C.H. (2017, January 5\u20138). A powerless and non-volatile counterfeit IC detection sensor in a standard logic process based on an exposed floating-gate array. Proceedings of the 2017 Symposium on VLSI Technology, Kyoto, Japan.","DOI":"10.23919\/VLSIT.2017.7998211"},{"key":"ref_65","doi-asserted-by":"crossref","unstructured":"He, K., Huang, X., and Tan, S.X.-D. (2015, January 2\u20136). EM-based on-chip aging sensor for detection and prevention of counterfeit and recycled ICs. Proceedings of the 2015 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, USA.","DOI":"10.1109\/ICCAD.2015.7372562"},{"key":"ref_66","doi-asserted-by":"crossref","unstructured":"Ye, Y., Kim, T., Chen, H., Wang, H., Tlelo-Cuautle, E., and Tan, S.X.-D. (2017, January 12\u201315). Comprehensive detection of counterfeit ICs via on-chip sensor and post-fabrication authentication policy. Proceedings of the 2017 14th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), Giardini Naxos, Italy.","DOI":"10.1109\/SMACD.2017.7981561"},{"key":"ref_67","doi-asserted-by":"crossref","first-page":"2158","DOI":"10.1109\/TED.2019.2903786","article-title":"Hardware Security Primitive Exploiting Intrinsic Variability in Analog Behavior of 3-D NAND Flash Memory Array","volume":"66","author":"Sahay","year":"2019","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_68","doi-asserted-by":"crossref","unstructured":"Cai, Y., Ghose, S., Luo, Y., Mai, K., Mutlu, O., and Haratsch, E.F. (2017, January 4\u20138). Vulnerabilities in MLC NAND flash memory programming: Experimental analysis, exploits, and mitigation techniques. Proceedings of the 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA), Austin, TX, USA.","DOI":"10.1109\/HPCA.2017.61"},{"key":"ref_69","first-page":"181","article-title":"NSF expedition on variability-aware software: Recent results and contributions","volume":"57","author":"Wanner","year":"2015","journal-title":"it-Inf. Technol."},{"key":"ref_70","doi-asserted-by":"crossref","first-page":"20180152","DOI":"10.1587\/elex.15.20180152","article-title":"Data deletion method for security improvement of Flash memories","volume":"15","author":"Xin","year":"2018","journal-title":"IEICE Electron. Express"},{"key":"ref_71","first-page":"069402:1","article-title":"A study of residual characteristics in floating gate transistors","volume":"61","author":"Wang","year":"2018","journal-title":"Sci. China Inf. Sci."},{"key":"ref_72","doi-asserted-by":"crossref","unstructured":"Skorobogatov, S. (2010, January 17\u201320). Flash memory \u2018bumping\u2019attacks. Proceedings of the International Workshop on Cryptographic Hardware and Embedded Systems, Santa Barbara, CA, USA.","DOI":"10.1007\/978-3-642-15031-9_11"}],"container-title":["Cryptography"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/2410-387X\/5\/1\/7\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T05:20:05Z","timestamp":1760160005000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/2410-387X\/5\/1\/7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,4]]},"references-count":72,"journal-issue":{"issue":"1","published-online":{"date-parts":[[2021,3]]}},"alternative-id":["cryptography5010007"],"URL":"https:\/\/doi.org\/10.3390\/cryptography5010007","relation":{},"ISSN":["2410-387X"],"issn-type":[{"value":"2410-387X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,2,4]]}}}