{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T15:59:08Z","timestamp":1781884748139,"version":"3.54.5"},"reference-count":37,"publisher":"MDPI AG","issue":"3","license":[{"start":{"date-parts":[[2021,9,8]],"date-time":"2021-09-08T00:00:00Z","timestamp":1631059200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Cryptography"],"abstract":"<jats:p>In this paper, we present a novel ultra-compact Physical Unclonable Function (PUF) architecture and its FPGA implementation. The proposed Delay Difference PUF (DD-PUF) is the most dense FPGA-compatible PUF ever reported in the literature, allowing the implementation of two PUF bits in a single slice and provides very good values for all the most important figures of merit. The architecture of the proposed PUF exploits the delay difference between two nominally identical signal paths and the metastability features of D-Latches with an asynchronous reset input. The DD-PUF has been implemented on both Xilinx Spartan-6 and Artix-7 devices and the resulting design flows which allow to accurately balance the nominal delay of the different signal paths is outlined. The circuits have been extensively tested under temperature and supply voltage variations and the results of our evaluations on both FPGA families have shown that the proposed architecture and implementation are able to fit in just 32 Configurable Logic Blocks (CLBs) without sacrificing steadiness, uniqueness and uniformity, thus outperforming most of the previously published FPGA-compatible PUFs.<\/jats:p>","DOI":"10.3390\/cryptography5030023","type":"journal-article","created":{"date-parts":[[2021,9,8]],"date-time":"2021-09-08T21:28:45Z","timestamp":1631136525000},"page":"23","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":38,"title":["A Novel Ultra-Compact FPGA PUF: The DD-PUF"],"prefix":"10.3390","volume":"5","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9990-4875","authenticated-orcid":false,"given":"Riccardo","family":"Della Sala","sequence":"first","affiliation":[{"name":"Dipartimento di Ingegneria dell\u2019Informazione Elettronica e Telecomunicazioni (DIET), Sapienza Universit\u00e0 di Roma, 00184 Rome, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6947-4410","authenticated-orcid":false,"given":"Davide","family":"Bellizia","sequence":"additional","affiliation":[{"name":"ICTEAM\/ELEN Crypto Group, Universit\u00e9 Catholique de Louvain, 1348 Louvain-la-Neuve, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5650-8212","authenticated-orcid":false,"given":"Giuseppe","family":"Scotti","sequence":"additional","affiliation":[{"name":"Dipartimento di Ingegneria dell\u2019Informazione Elettronica e Telecomunicazioni (DIET), Sapienza Universit\u00e0 di Roma, 00184 Rome, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"1968","published-online":{"date-parts":[[2021,9,8]]},"reference":[{"key":"ref_1","doi-asserted-by":"crossref","unstructured":"R\u00fchrmair, U., and Holcomb, D.E. (2014, January 24\u201328). PUFs at a glance. Proceedings of the 2014 Design, Automation Test in Europe Conference Exhibition (DATE), Dresden, Germany.","DOI":"10.7873\/DATE2014.360"},{"key":"ref_2","doi-asserted-by":"crossref","unstructured":"B\u00f6hm, C., and Hofer, M. (2012). Physical Unclonable Functions in Theory and Practice, Springer Science & Business Media.","DOI":"10.1007\/978-1-4614-5040-5"},{"key":"ref_3","doi-asserted-by":"crossref","unstructured":"Halak, B. (2018). Physically Unclonable Functions: From Basic Design Principles to Advanced Hardware Security Applications, Springer.","DOI":"10.1007\/978-3-319-76804-5"},{"key":"ref_4","doi-asserted-by":"crossref","unstructured":"Qureshi, M.A., and Munir, A. (2021). PUF-RAKE: A PUF-based Robust and Lightweight Authentication and Key Establishment Protocol. IEEE Trans. Dependable Secur. Comput.","DOI":"10.1109\/TDSC.2021.3059454"},{"key":"ref_5","doi-asserted-by":"crossref","first-page":"110","DOI":"10.1109\/TMSCS.2015.2494014","article-title":"A PUF-enabled secure architecture for FPGA-based IoT applications","volume":"1","author":"Johnson","year":"2015","journal-title":"IEEE Trans. Multi-Scale Comput. Syst."},{"key":"ref_6","doi-asserted-by":"crossref","first-page":"424","DOI":"10.1109\/TDSC.2018.2832201","article-title":"Building PUF based authentication and key exchange protocol for IoT without explicit CRPs in verifier database","volume":"16","author":"Chatterjee","year":"2018","journal-title":"IEEE Trans. Dependable Secur. Comput."},{"key":"ref_7","doi-asserted-by":"crossref","unstructured":"Suh, G.E., and Devadas, S. (2007, January 4\u20138). Physical Unclonable Functions for Device Authentication and Secret Key Generation. Proceedings of the 2007 44th ACM\/IEEE Design Automation Conference, San Diego, CA, USA.","DOI":"10.1109\/DAC.2007.375043"},{"key":"ref_8","doi-asserted-by":"crossref","unstructured":"Yilmaz, Y., Gunn, S.R., and Halak, B. (2018, January 2\u20134). Lightweight PUF-based authentication protocol for IoT devices. Proceedings of the 2018 IEEE 3rd International Verification and Security Workshop (IVSW), Costa Brava, Spain.","DOI":"10.1109\/IVSW.2018.8494884"},{"key":"ref_9","doi-asserted-by":"crossref","unstructured":"Gu, C., Hanley, N., and O\u2019Neill, M. (2017, January 28\u201331). FPGA-based strong PUF with increased uniqueness and entropy properties. Proceedings of the 2017 IEEE International Symposium on Circuits and Systems (ISCAS), Baltimore, MD, USA.","DOI":"10.1109\/ISCAS.2017.8050838"},{"key":"ref_10","first-page":"1","article-title":"A large-scale comprehensive evaluation of single-slice ring oscillator and PicoPUF bit cells on 28-nm Xilinx FPGAs","volume":"11","author":"Gu","year":"2020","journal-title":"J. Cryptogr. Eng."},{"key":"ref_11","unstructured":"Guajardo, J., Kumar, S.S., Schrijen, G.J., and Tuyls, P. (2007, January 10\u201313). FPGA Intrinsic PUFs and Their Use for IP Protection. Proceedings of the Cryptographic Hardware and Embedded Systems-CHES 2007, 9th International Workshop, Vienna, Austria."},{"key":"ref_12","doi-asserted-by":"crossref","first-page":"1198","DOI":"10.1109\/TC.2008.212","article-title":"Power-Up SRAM State as an Identifying Fingerprint and Source of True Random Numbers","volume":"58","author":"Holcomb","year":"2009","journal-title":"IEEE Trans. Comput."},{"key":"ref_13","doi-asserted-by":"crossref","unstructured":"Kumar, S.S., Guajardo, J., Maes, R., Schrijen, G.J., and Tuyls, P. (2008, January 9). The Butterfly PUF: Protecting IP on every FPGA. Proceedings of the IEEE International Workshop on Hardware-Oriented Security and Trust, HOST 2008, Anaheim, CA, USA.","DOI":"10.1109\/HST.2008.4559053"},{"key":"ref_14","doi-asserted-by":"crossref","unstructured":"Merli, D., Heyszl, J., Heinz, B., Schuster, D., Stumpf, F., and Sigl, G. (2013, January 2\u20133). Localized electromagnetic analysis of RO PUFs. Proceedings of the 2013 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2013, Austin, TX, USA.","DOI":"10.1109\/HST.2013.6581559"},{"key":"ref_15","doi-asserted-by":"crossref","first-page":"30","DOI":"10.1109\/TETC.2013.2287182","article-title":"A PUF Based on a Transient Effect Ring Oscillator and Insensitive to Locking Phenomenon","volume":"2","author":"Bossuet","year":"2014","journal-title":"IEEE Trans. Emerg. Top. Comput."},{"key":"ref_16","doi-asserted-by":"crossref","first-page":"1200","DOI":"10.1109\/TVLSI.2005.859470","article-title":"Extracting secret keys from integrated circuits","volume":"13","author":"Lim","year":"2005","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref_17","doi-asserted-by":"crossref","first-page":"243","DOI":"10.46586\/tches.v2019.i4.243-290","article-title":"The Interpose PUF: Secure PUF Design against State-of-the-art Machine Learning Attacks","volume":"2019","author":"Nguyen","year":"2019","journal-title":"IACR Trans. Cryptogr. Hardw. Embed. Syst."},{"key":"ref_18","doi-asserted-by":"crossref","unstructured":"Gu, C., and O\u2019Neill, M. (2015, January 24\u201327). Ultra-compact and robust FPGA-based PUF identification generator. Proceedings of the 2015 IEEE International Symposium on Circuits and Systems (ISCAS), Lisbon, Portugal.","DOI":"10.1109\/ISCAS.2015.7168788"},{"key":"ref_19","doi-asserted-by":"crossref","unstructured":"Gu, C., Murphy, J., and O\u2019Neill, M. (2014, January 1\u20135). A unique and robust single slice FPGA identification generator. Proceedings of the 2014 IEEE International Symposium on Circuits and Systems (ISCAS), Melbourne, VIC, Australia.","DOI":"10.1109\/ISCAS.2014.6865362"},{"key":"ref_20","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3053681","article-title":"Improved reliability of FPGA-based PUF identification generator design","volume":"10","author":"Gu","year":"2017","journal-title":"ACM Trans. Reconfigurable Technol. Syst. (TRETS)"},{"key":"ref_21","doi-asserted-by":"crossref","first-page":"97","DOI":"10.1109\/TCAD.2017.2702607","article-title":"Implementation and Characterization of a Physical Unclonable Function for IoT: A Case Study With the TERO-PUF","volume":"37","author":"Marchand","year":"2018","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"ref_22","doi-asserted-by":"crossref","unstructured":"Tebelmann, L., Pehl, M., and Immler, V. (2019). Side-channel analysis of the TERO PUF. International Workshop on Constructive Side-Channel Analysis and Secure Design, Springer.","DOI":"10.1007\/978-3-030-16350-1_4"},{"key":"ref_23","doi-asserted-by":"crossref","unstructured":"Yin, C.E., and Qu, G. (June, January 29). Improving PUF security with regression-based distiller. Proceedings of the 50th Annual Design Automation Conference 2013, DAC\u201913, Austin, TX, USA.","DOI":"10.1145\/2463209.2488960"},{"key":"ref_24","doi-asserted-by":"crossref","unstructured":"Bassham, L., Rukhin, A., Soto, J., Nechvatal, J., Smid, M., Leigh, S., Levenson, M., Vangel, M., Heckert, N., and Banks, D. (2010, January 16). A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applications. Proceedings of the Special Publication (NIST SP), National Institute of Standards and Technology, Gaithersburg, MD, USA.","DOI":"10.6028\/NIST.SP.800-22r1a"},{"key":"ref_25","doi-asserted-by":"crossref","unstructured":"Gao, M., Lai, K., and Qu, G. (2014, January 1\u20135). A highly flexible ring oscillator PUF. Proceedings of the 51st Annual Design Automation Conference, San Francisco, CA, USA.","DOI":"10.1145\/2593069.2593072"},{"key":"ref_26","doi-asserted-by":"crossref","unstructured":"Xu, T., and Potkonjak, M. (2014, January 2\u20134). Robust and flexible FPGA-based digital PUF. Proceedings of the 2014 24th International Conference on Field Programmable Logic and Applications (FPL), Munich, Germany.","DOI":"10.1109\/FPL.2014.6927449"},{"key":"ref_27","doi-asserted-by":"crossref","unstructured":"Yin, C.E., Qu, G., and Zhou, Q. (2013, January 18\u201322). Design and implementation of a group-based RO PUF. Proceedings of the 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE), Grenoble, France.","DOI":"10.7873\/DATE.2013.094"},{"key":"ref_28","doi-asserted-by":"crossref","first-page":"124291","DOI":"10.1016\/j.physa.2020.124291","article-title":"The implementation of ring oscillator based PUF designs in Field Programmable Gate Arrays using of different challenge","volume":"546","year":"2020","journal-title":"Phys. A Stat. Mech. Its Appl."},{"key":"ref_29","doi-asserted-by":"crossref","first-page":"254","DOI":"10.1109\/4.50312","article-title":"Oscillatory metastability in homogeneous and inhomogeneous flip-flops","volume":"25","author":"Reyneri","year":"1990","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_30","unstructured":"Xilinx (2021, September 01). Spartan-6 FPGA Configurable Logic Block UG384 (v1.1), 23 February 2010. Available online: https:\/\/dokumen.tips\/documents\/xilinx-ug384-spartan-6-fpga-configurable-logic-block-user-guide.html."},{"key":"ref_31","doi-asserted-by":"crossref","first-page":"2317","DOI":"10.1109\/TCSI.2020.2979831","article-title":"SC-DDPL: A Novel Standard-Cell Based Approach for Counteracting Power Analysis Attacks in the Presence of Unbalanced Routing","volume":"67","author":"Bellizia","year":"2020","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"ref_32","doi-asserted-by":"crossref","unstructured":"Eiroa, S., Castro, J., Mart\u00ednez-Rodr\u00edguez, M.C., Tena, E., Brox, P., and Baturone, I. (2012, January 9\u201312). Reducing bit flipping problems in SRAM physical unclonable functions for chip identification. Proceedings of the 2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012), Seville, Spain.","DOI":"10.1109\/ICECS.2012.6463720"},{"key":"ref_33","doi-asserted-by":"crossref","unstructured":"Selimis, G., Konijnenburg, M., Ashouei, M., Huisken, J., de Groot, H., van der Leest, V., Schrijen, G.J., van Hulst, M., and Tuyls, P. (2011, January 15\u201318). Evaluation of 90nm 6T-SRAM as physical unclonable function for secure key generation in wireless sensor nodes. Proceedings of the 2011 IEEE International Symposium of Circuits and Systems (ISCAS), Rio de Janeiro, Brazil.","DOI":"10.1109\/ISCAS.2011.5937628"},{"key":"ref_34","doi-asserted-by":"crossref","unstructured":"Chowdhury, S., Xu, X., Tehranipoor, M., and Forte, D. (2017, January 4\u20136). Aging resilient RO PUF with increased reliability in FPGA. Proceedings of the 2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig), Cancun, Mexico.","DOI":"10.1109\/RECONFIG.2017.8279773"},{"key":"ref_35","first-page":"335","article-title":"An Aging-Resistant RO-PUF for Reliable Key Generation","volume":"4","author":"Rahman","year":"2016","journal-title":"IEEE Trans. Emerg. Top. Comput."},{"key":"ref_36","doi-asserted-by":"crossref","unstructured":"Preneel, B., and Takagi, T. (2011). Uniqueness Enhancement of PUF Responses Based on the Locations of Random Outputting RS Latches. Cryptographic Hardware and Embedded Systems\u2014CHES 2011, Springer.","DOI":"10.1007\/978-3-642-23951-9"},{"key":"ref_37","unstructured":"Maes, R., Tuyls, P., and Verbauwhede, I. (2008, January 13\u201314). Intrinsic PUFs from flip-flops on reconfigurable devices. Proceedings of the 3rd Benelux Workshop on Information and System Security (WISSec 2008), Eindhoven, The Netherlands."}],"container-title":["Cryptography"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/2410-387X\/5\/3\/23\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T06:58:32Z","timestamp":1760165912000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/2410-387X\/5\/3\/23"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9,8]]},"references-count":37,"journal-issue":{"issue":"3","published-online":{"date-parts":[[2021,9]]}},"alternative-id":["cryptography5030023"],"URL":"https:\/\/doi.org\/10.3390\/cryptography5030023","relation":{},"ISSN":["2410-387X"],"issn-type":[{"value":"2410-387X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,9,8]]}}}