{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,9]],"date-time":"2026-05-09T17:14:02Z","timestamp":1778346842761,"version":"3.51.4"},"reference-count":54,"publisher":"MDPI AG","issue":"2","license":[{"start":{"date-parts":[[2023,4,3]],"date-time":"2023-04-03T00:00:00Z","timestamp":1680480000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Cryptography"],"abstract":"<jats:p>In this work we propose a novel implementation on recent Xilinx FPGA platforms of a PUF architecture based on the NAND SR-latch (referred to as NAND-PUF in the following) which achieves an extremely low resource usage with very good overall performance. More specifically, a 4 bit NAND-PUF macro has been designed referring to the Artix-7 platform occupying only 2 slices. The optimum excitation sequence has been determined by analysing the reliability versus the excitation time of the PUF cells under supply voltage variations. A 128 bit NAND-PUF has been tested on 16 FPGA boards under supply voltage and temperature variations and measured performances have been compared against state-of-the-art PUFs from the literature. The comparison has shown that the proposed PUF implementation exhibits the best reliability performance while occupying the minimum FPGA resource usage achieved in the PUF literature.<\/jats:p>","DOI":"10.3390\/cryptography7020018","type":"journal-article","created":{"date-parts":[[2023,4,4]],"date-time":"2023-04-04T01:35:59Z","timestamp":1680572159000},"page":"18","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":25,"title":["A Novel FPGA Implementation of the NAND-PUF with Minimal Resource Usage and High Reliability"],"prefix":"10.3390","volume":"7","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9990-4875","authenticated-orcid":false,"given":"Riccardo","family":"Della Sala","sequence":"first","affiliation":[{"name":"Department of Information, Electronics and Communication Engineering (DIET), Sapienza University of Rome, 00184 Rome, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5650-8212","authenticated-orcid":false,"given":"Giuseppe","family":"Scotti","sequence":"additional","affiliation":[{"name":"Department of Information, Electronics and Communication Engineering (DIET), Sapienza University of Rome, 00184 Rome, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"1968","published-online":{"date-parts":[[2023,4,3]]},"reference":[{"key":"ref_1","doi-asserted-by":"crossref","unstructured":"Desai, A.R., Hsiao, M.S., Wang, C., Nazhandali, L., and Hall, S. (2013, January 8\u201310). Interlocking obfuscation for anti-tamper hardware. Proceedings of the Eighth Annual Cyber Security and Information Intelligence Research Workshop (CSIIRW\u201913), Oak Ridge, TN, USA.","DOI":"10.1145\/2459976.2459985"},{"key":"ref_2","unstructured":"Ravi, S., Raghunathan, A., and Chakradhar, S. (2004, January 9). Tamper resistance mechanisms for secure embedded systems. Proceedings of the 17th International Conference on VLSI Design, Mumbai, India."},{"key":"ref_3","unstructured":"Biham, E., and Shamir, A. (2006). Advances in Cryptology\u2014 CRYPTO \u201997, Springer."},{"key":"ref_4","doi-asserted-by":"crossref","first-page":"63","DOI":"10.1109\/MDAT.2017.2729398","article-title":"Probing Attacks on Integrated Circuits: Challenges and Research Opportunities","volume":"34","author":"Wang","year":"2017","journal-title":"IEEE Des. Test"},{"key":"ref_5","doi-asserted-by":"crossref","unstructured":"Randolph, M., and Diehl, W. (2020). Power Side-Channel Attack Analysis: A Review of 20 Years of Study for the Layman. Cryptography, 4.","DOI":"10.3390\/cryptography4020015"},{"key":"ref_6","unstructured":"Zhou, Y., and Feng, D. (2023, February 16). Side-Channel Attacks: Ten Years After Its Publication and the Impacts on Cryptographic Module Security Testing. Available online: https:\/\/eprint.iacr.org\/2005\/388."},{"key":"ref_7","unstructured":"Koeune, F., and Standaert, F.X. (2005). Foundations of Security Analysis and Design III: FOSAD 2004\/2005 Tutorial Lectures, Springer."},{"key":"ref_8","doi-asserted-by":"crossref","unstructured":"R\u00fchrmair, U., and Holcomb, D.E. (2014, January 24\u201328). PUFs at a glance. Proceedings of the 2014 Design, Automation Test in Europe Conference Exhibition (DATE), Dresden, Germany.","DOI":"10.7873\/DATE.2014.360"},{"key":"ref_9","doi-asserted-by":"crossref","unstructured":"B\u00f6hm, C., and Hofer, M. (2012). Physical Unclonable Functions in Theory and Practice, Springer.","DOI":"10.1007\/978-1-4614-5040-5"},{"key":"ref_10","doi-asserted-by":"crossref","unstructured":"Halak, B. (2018). Physically Unclonable Functions: From Basic Design Principles to Advanced Hardware Security Applications, Springer.","DOI":"10.1007\/978-3-319-76804-5"},{"key":"ref_11","doi-asserted-by":"crossref","first-page":"107593","DOI":"10.1016\/j.comnet.2020.107593","article-title":"A survey on physical unclonable function (PUF)-based security solutions for Internet of Things","volume":"183","author":"Shamsoshoara","year":"2020","journal-title":"Comput. Netw."},{"key":"ref_12","doi-asserted-by":"crossref","first-page":"2457","DOI":"10.1109\/TDSC.2021.3059454","article-title":"PUF-RAKE: A PUF-based Robust and Lightweight Authentication and Key Establishment Protocol","volume":"19","author":"Qureshi","year":"2021","journal-title":"IEEE Trans. Dependable Secur. Comput."},{"key":"ref_13","doi-asserted-by":"crossref","first-page":"110","DOI":"10.1109\/TMSCS.2015.2494014","article-title":"A PUF-enabled secure architecture for FPGA-based IoT applications","volume":"1","author":"Johnson","year":"2015","journal-title":"IEEE Trans. Multi-Scale Comput. Syst."},{"key":"ref_14","doi-asserted-by":"crossref","first-page":"424","DOI":"10.1109\/TDSC.2018.2832201","article-title":"Building PUF based authentication and key exchange protocol for IoT without explicit CRPs in verifier database","volume":"16","author":"Chatterjee","year":"2018","journal-title":"IEEE Trans. Dependable Secur. Comput."},{"key":"ref_15","doi-asserted-by":"crossref","unstructured":"Suh, G.E., and Devadas, S. (2007, January 4\u20138). Physical Unclonable Functions for Device Authentication and Secret Key Generation. Proceedings of the 2007 44th ACM\/IEEE Design Automation Conference, San Diego, CA, USA.","DOI":"10.1109\/DAC.2007.375043"},{"key":"ref_16","doi-asserted-by":"crossref","unstructured":"Yilmaz, Y., Gunn, S.R., and Halak, B. (2018, January 2\u20134). Lightweight PUF-based authentication protocol for IoT devices. Proceedings of the 2018 IEEE 3rd International Verification and Security Workshop (IVSW), Costa Brava, Spain.","DOI":"10.1109\/IVSW.2018.8494884"},{"key":"ref_17","doi-asserted-by":"crossref","unstructured":"Zhao, S., Zhang, Q., Hu, G., Qin, Y., and Feng, D. (2014, January 3). Providing Root of Trust for ARM TrustZone using On-Chip SRAM. Proceedings of the 4th International Workshop on Trustworthy Embedded Devices, (TrustED \u201914), Scottsdale, AZ, USA.","DOI":"10.1145\/2666141.2666145"},{"key":"ref_18","doi-asserted-by":"crossref","unstructured":"Della Sala, R., Bellizia, D., Centurelli, F., and Scotti, G. (2023). A Monostable Physically Unclonable Function Based on Improved RCCMs with 0\u20131.56% Native Bit Instability at 0.6\u20131.2 V and 0\u201375 \u00b0C. Electronics, 12.","DOI":"10.3390\/electronics12030755"},{"key":"ref_19","doi-asserted-by":"crossref","first-page":"102514","DOI":"10.1016\/j.sysarc.2022.102514","article-title":"A survey on silicon PUFs","volume":"127","author":"Zerrouki","year":"2023","journal-title":"J. Syst. Archit."},{"key":"ref_20","doi-asserted-by":"crossref","unstructured":"Majzoobi, M., Koushanfar, F., and Devadas, S. (2010, January 12\u201315). FPGA PUF using programmable delay lines. Proceedings of the 2010 IEEE International Workshop on Information Forensics and Security, Seattle, WA, USA.","DOI":"10.1109\/WIFS.2010.5711471"},{"key":"ref_21","doi-asserted-by":"crossref","unstructured":"Kumar, S.S., Guajardo, J., Maes, R., Schrijen, G.J., and Tuyls, P. (2008, January 9). The Butterfly PUF: Protecting IP on every FPGA. Proceedings of the IEEE International Workshop on Hardware-Oriented Security and Trust, HOST 2008, Anaheim, CA, USA.","DOI":"10.1109\/HST.2008.4559053"},{"key":"ref_22","doi-asserted-by":"crossref","unstructured":"Anderson, J.H. (2010, January 18\u201321). A PUF design for secure FPGA-based embedded systems. Proceedings of the 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC), Taipei, Taiwan.","DOI":"10.1109\/ASPDAC.2010.5419927"},{"key":"ref_23","doi-asserted-by":"crossref","first-page":"375","DOI":"10.1007\/s00145-010-9088-4","article-title":"Improved Ring Oscillator PUF: An FPGA-friendly Secure Primitive","volume":"24","author":"Maiti","year":"2011","journal-title":"J. Cryptol."},{"key":"ref_24","doi-asserted-by":"crossref","first-page":"227","DOI":"10.1007\/s13389-020-00244-5","article-title":"A large-scale comprehensive evaluation of single-slice ring oscillator and PicoPUF bit cells on 28-nm Xilinx FPGAs","volume":"11","author":"Gu","year":"2021","journal-title":"J. Cryptogr. Eng."},{"key":"ref_25","first-page":"63","article-title":"FPGA Intrinsic PUFs and Their Use for IP Protection","volume":"4727","author":"Paillier","year":"2007","journal-title":"International Workshop on Cryptographic Hardware and Embedded Systems"},{"key":"ref_26","doi-asserted-by":"crossref","first-page":"1198","DOI":"10.1109\/TC.2008.212","article-title":"Power-Up SRAM State as an Identifying Fingerprint and Source of True Random Numbers","volume":"58","author":"Holcomb","year":"2008","journal-title":"IEEE Trans. Comput."},{"key":"ref_27","doi-asserted-by":"crossref","unstructured":"Garg, A., and Kim, T.T. (2014, January 1\u20135). Design of SRAM PUF with improved uniformity and reliability utilizing device aging effect. Proceedings of the 2014 IEEE International Symposium on Circuits and Systems (ISCAS), Melbourne, VIC, Australia.","DOI":"10.1109\/ISCAS.2014.6865541"},{"key":"ref_28","doi-asserted-by":"crossref","unstructured":"Gao, M., Lai, K., and Qu, G. (2014, January 1\u20135). A Highly Flexible Ring Oscillator PUF. Proceedings of the 51st Annual Design Automation Conference (DAC\u201914:), San Francisco, CA, USA.","DOI":"10.1145\/2593069.2593072"},{"key":"ref_29","unstructured":"Yin, C.E., and Qu, G. (2009, January 27). Temperature-aware cooperative ring oscillator PUF. Proceedings of the 2009 IEEE International Workshop on Hardware-Oriented Security and Trust, San Francisco, CA, USA."},{"key":"ref_30","doi-asserted-by":"crossref","unstructured":"Xin, X., Kaps, J.P., and Gaj, K. (September, January 31). A Configurable Ring-Oscillator-Based PUF for Xilinx FPGAs. Proceedings of the 2011 14th Euromicro Conference on Digital System Design, Oulu, Finland.","DOI":"10.1109\/DSD.2011.88"},{"key":"ref_31","doi-asserted-by":"crossref","first-page":"30","DOI":"10.1109\/TETC.2013.2287182","article-title":"A PUF Based on a Transient Effect Ring Oscillator and Insensitive to Locking Phenomenon","volume":"2","author":"Bossuet","year":"2014","journal-title":"IEEE Trans. Emerg. Top. Comput."},{"key":"ref_32","doi-asserted-by":"crossref","first-page":"1200","DOI":"10.1109\/TVLSI.2005.859470","article-title":"Extracting secret keys from integrated circuits","volume":"13","author":"Lim","year":"2005","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref_33","doi-asserted-by":"crossref","unstructured":"Gu, C., and O\u2019Neill, M. (2015, January 24\u201327). Ultra-compact and robust FPGA-based PUF identification generator. Proceedings of the 2015 IEEE International Symposium on Circuits and Systems (ISCAS), Lisbon, Portugal.","DOI":"10.1109\/ISCAS.2015.7168788"},{"key":"ref_34","doi-asserted-by":"crossref","unstructured":"Della Sala, R., Bellizia, D., and Scotti, G. (2021). A Novel Ultra-Compact FPGA PUF: The DD-PUF. Cryptography, 5.","DOI":"10.3390\/cryptography5030023"},{"key":"ref_35","doi-asserted-by":"crossref","unstructured":"Della Sala, R., and Scotti, G. (2022, January 12\u201315). The DD-Cell: A Double Side Entropic Source exploitable as PUF and TRNG. Proceedings of the 2022 17th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME), Villasimius, SU, Italy.","DOI":"10.1109\/PRIME55000.2022.9816824"},{"key":"ref_36","first-page":"2972","article-title":"A Lightweight FPGA Compatible Weak-PUF Primitive Based on XOR Gates","volume":"69","author":"Bellizia","year":"2022","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"ref_37","doi-asserted-by":"crossref","unstructured":"Su, Y., Holleman, J., and Otis, B. (2007, January 11\u201315). A 1.6pJ\/bit 96% Stable Chip-ID Generating Circuit using Process Variations. In Proceedings of the 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2007.373466"},{"key":"ref_38","doi-asserted-by":"crossref","first-page":"197","DOI":"10.1007\/s13389-012-0044-0","article-title":"Variety enhancement of PUF responses using the locations of random outputting RS latches","volume":"3","author":"Yamamoto","year":"2013","journal-title":"J. Cryptogr. Eng."},{"key":"ref_39","unstructured":"Habib, B., Kaps, J.P., and Gaj, K. (2015). Applied Reconfigurable Computing, Springer."},{"key":"ref_40","doi-asserted-by":"crossref","first-page":"1671","DOI":"10.1049\/el.2016.0984","article-title":"PUF-based encryption method for IC cards on-chip memories","volume":"52","author":"Bai","year":"2016","journal-title":"Electron. Lett."},{"key":"ref_41","doi-asserted-by":"crossref","unstructured":"Khuchit, U., Bai, Y., Wu, L., and Zhang, X. (2018, January 16\u201319). An Improved Cross-Coupled NAND Gates PUF for Bank IC Card. Proceedings of the 2nd International Conference on Cryptography, Security and Privacy, ICCSP 2018, Guiyang China.","DOI":"10.1145\/3199478.3199493"},{"key":"ref_42","doi-asserted-by":"crossref","unstructured":"Yin, C.E., and Qu, G. (June, January 29). Improving PUF security with regression-based distiller. Proceedings of the 50th Annual Design Automation Conference, Austin, TX, USA.","DOI":"10.1145\/2463209.2488960"},{"key":"ref_43","doi-asserted-by":"crossref","first-page":"97","DOI":"10.1109\/TCAD.2017.2702607","article-title":"Implementation and characterization of a physical unclonable function for IoT: A case study with the TERO-PUF","volume":"37","author":"Marchand","year":"2017","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"ref_44","doi-asserted-by":"crossref","unstructured":"Xu, T., and Potkonjak, M. (2014, January 2\u20134). Robust and flexible FPGA-based digital PUF. Proceedings of the 2014 24th International Conference on Field Programmable Logic and Applications (FPL), Munich, Germany.","DOI":"10.1109\/FPL.2014.6927449"},{"key":"ref_45","doi-asserted-by":"crossref","unstructured":"Yin, C.E., Qu, G., and Zhou, Q. (2013, January 18\u201322). Design and implementation of a group-based RO PUF. Proceedings of the 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE), Grenoble, France.","DOI":"10.7873\/DATE.2013.094"},{"key":"ref_46","doi-asserted-by":"crossref","first-page":"124291","DOI":"10.1016\/j.physa.2020.124291","article-title":"The implementation of ring oscillator based PUF designs in Field Programmable Gate Arrays using of different challenge","volume":"546","year":"2020","journal-title":"Phys. A Stat. Mech. Its Appl."},{"key":"ref_47","unstructured":"Bassham, L., Rukhin, A., Soto, J., Nechvatal, J., Smid, M., Leigh, S., Levenson, M., Vangel, M., Heckert, N., and Banks, D. (2023, February 16). A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applications, Proceedings of the Special Publication (NIST SP), Available online: https:\/\/csrc.nist.gov\/publications\/detail\/sp\/800-22\/rev-1a\/final."},{"key":"ref_48","doi-asserted-by":"crossref","first-page":"1291","DOI":"10.1109\/TIFS.2016.2524666","article-title":"Design, Evaluation, and Optimization of Physical Unclonable Functions Based on Transient Effect Ring Oscillators","volume":"11","author":"Cherkaoui","year":"2016","journal-title":"IEEE Trans. Inf. Forensics Secur."},{"key":"ref_49","doi-asserted-by":"crossref","unstructured":"Mureddu, U., Colombier, B., Bochard, N., Bossuet, L., and Fischer, V. (2019, January 15\u201317). Transient Effect Ring Oscillators Leak Too. Proceedings of the 2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), Miami, FL, USA.","DOI":"10.1109\/ISVLSI.2019.00016"},{"key":"ref_50","doi-asserted-by":"crossref","first-page":"435","DOI":"10.1007\/s00145-018-9291-2","article-title":"From Physical to Stochastic Modeling of a TERO-Based TRNG","volume":"32","author":"Bernard","year":"2019","journal-title":"J. Cryptol."},{"key":"ref_51","doi-asserted-by":"crossref","first-page":"426","DOI":"10.1587\/transinf.E95.D.426","article-title":"FPGA Implementation of Metastability-Based True Random Number Generator","volume":"95","author":"Hata","year":"2012","journal-title":"IEICE Trans. Inf. Syst."},{"key":"ref_52","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3053681","article-title":"Improved Reliability of FPGA-Based PUF Identification Generator Design","volume":"10","author":"Gu","year":"2017","journal-title":"ACM Trans. Reconfig. Technol. Syst."},{"key":"ref_53","first-page":"1672","article-title":"A Novel Ultra-Compact FPGA-Compatible TRNG Architecture Exploiting Latched Ring Oscillators","volume":"69","author":"Bellizia","year":"2021","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"ref_54","doi-asserted-by":"crossref","first-page":"4886","DOI":"10.1109\/TCSI.2022.3199218","article-title":"High-Throughput FPGA-Compatible TRNG Architecture Exploiting Multistimuli Metastable Cells","volume":"69","author":"Bellizia","year":"2022","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."}],"container-title":["Cryptography"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/2410-387X\/7\/2\/18\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,10]],"date-time":"2025-10-10T19:09:26Z","timestamp":1760123366000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/2410-387X\/7\/2\/18"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4,3]]},"references-count":54,"journal-issue":{"issue":"2","published-online":{"date-parts":[[2023,6]]}},"alternative-id":["cryptography7020018"],"URL":"https:\/\/doi.org\/10.3390\/cryptography7020018","relation":{},"ISSN":["2410-387X"],"issn-type":[{"value":"2410-387X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,4,3]]}}}