{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T02:43:48Z","timestamp":1760150628330,"version":"build-2065373602"},"reference-count":41,"publisher":"MDPI AG","issue":"1","license":[{"start":{"date-parts":[[2023,12,21]],"date-time":"2023-12-21T00:00:00Z","timestamp":1703116800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Cryptography"],"abstract":"<jats:p>Over the past decade, significant research has been performed on power side-channel mitigation techniques. Logic families based on secret sharing schemes, such as t-private logic, that serve to secure cryptographic implementations against power side-channel attacks represent one such countermeasure. These mitigation techniques are applicable at various design abstraction levels\u2014algorithm, architecture, logic, physical, and gate levels. One research question is when can the two mitigation techniques from different design abstraction levels be employed together gainfully? We explore this notion of the orthogonality of two mitigation techniques with respect to the RNS secure logic, a logic level power side-channel mitigation technique, and power distribution network (PDN), with the decoupling capacitance, a mitigation technique at physical level. Machine learning (ML) algorithms are employed to measure the effectiveness of power side-channel attacks in terms of the success rate of the adversary. The RNS protected LED block cipher round function is implemented as the test circuit in both tree-style and grid-style PDN using the FreePDK 45 nm technology library. The results show that the success rate of an unsecured base design 68.96% for naive Bayes, 67.44% with linear discriminant analysis, 67.51% for quadratic discriminant analysis, and 66.58% for support vector machine. It is reduced to a success rate of 19.68% for naive Bayes, 19.62% with linear discriminant analysis, 19.10% for quadratic discriminant analysis, and 10.54% in support vector machine. Grid-type PDN shows a slightly better reduction in success rate compared to the tree-style PDN.<\/jats:p>","DOI":"10.3390\/cryptography8010001","type":"journal-article","created":{"date-parts":[[2023,12,21]],"date-time":"2023-12-21T03:36:17Z","timestamp":1703129777000},"page":"1","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Residue Number System (RNS) and Power Distribution Network Topology-Based Mitigation of Power Side-Channel Attacks"],"prefix":"10.3390","volume":"8","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9950-2251","authenticated-orcid":false,"given":"Ravikumar","family":"Selvam","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Iowa State University, Ames, IA 50010, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2101-3594","authenticated-orcid":false,"given":"Akhilesh","family":"Tyagi","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Iowa State University, Ames, IA 50010, USA"}]}],"member":"1968","published-online":{"date-parts":[[2023,12,21]]},"reference":[{"key":"ref_1","doi-asserted-by":"crossref","unstructured":"Kocher, P.C., Jaffe, J., and Jun, B. (1999, January 15\u201319). Differential power analysis. Proceedings of the Advances in Cryptology-CRYPTO \u201999, 19th Annual International Cryptology Conference, Santa Barbara, CA, USA.","DOI":"10.1007\/3-540-48405-1_25"},{"key":"ref_2","doi-asserted-by":"crossref","unstructured":"Koblitz, N. (1996, January 18\u201322). Timing attacks on implementations of diffie-hellman, rsa, dss, and other systems. Proceedings of the Advances in Cryptology\u2014CRYPTO \u201996, Santa Barbara, CA, USA.","DOI":"10.1007\/3-540-68697-5"},{"key":"ref_3","doi-asserted-by":"crossref","unstructured":"Quisquater, J.J., and Samyde, D. (2001, January 19\u201321). Electromagnetic analysis (ema): Measures and counter-measures for smart cards. Proceedings of the International Conference on Research in Smart Cards, Cannes, France.","DOI":"10.1007\/3-540-45418-7_17"},{"key":"ref_4","doi-asserted-by":"crossref","unstructured":"Batina, L., and Robshaw, M. (2014, January 23\u201326). Get your hands off my laptop: Physical side-channel key-extraction attacks on pcs. Proceedings of the Cryptographic Hardware and Embedded Systems\u2014CHES 2014, Busan, Republic of Korea.","DOI":"10.1007\/978-3-662-44709-3"},{"key":"ref_5","unstructured":"Zhou, Y., and Feng, D. (2023, December 02). Side-Channel Attacks: Ten Years after Its Publication and the Impacts on Cryptographic Module Security Testing. Available online: http:\/\/eprint.iacr.org\/2005\/388."},{"key":"ref_6","doi-asserted-by":"crossref","unstructured":"Chari, S., Rao, J.R., and Rohatgi, P. (2002, January 13\u201315). Template attacks. Proceedings of the Cryptographic Hardware and Embedded Systems-CHES 2002, 4th International Workshop, Redwood Shores, CA, USA.","DOI":"10.1007\/3-540-36400-5_3"},{"key":"ref_7","doi-asserted-by":"crossref","unstructured":"Moradi, A., Mischke, O., and Eisenbarth, T. (2010, January 17\u201320). Correlation-enhanced power analysis collision attack. Proceedings of the Cryptographic Hardware and Embedded Systems, CHES 2010, 12th International Workshop, Santa Barbara, CA, USA.","DOI":"10.1007\/978-3-642-15031-9_9"},{"key":"ref_8","unstructured":"Shannon, C. (1945). Memorandum MM 45-110-02, Evervault. Classified Report."},{"key":"ref_9","doi-asserted-by":"crossref","first-page":"792","DOI":"10.1145\/6490.6503","article-title":"How to construct random functions","volume":"33","author":"Goldreich","year":"1986","journal-title":"J. ACM"},{"key":"ref_10","doi-asserted-by":"crossref","first-page":"108858","DOI":"10.1016\/j.comnet.2022.108858","article-title":"Side-channel attacks on mobile and iot devices for cyber\u2013physical systems","volume":"207","author":"Conti","year":"2022","journal-title":"Comput. Netw."},{"key":"ref_11","doi-asserted-by":"crossref","unstructured":"Zhao, M., and Suh, G.E. (2018, January 21\u201323). FPGA-Based Remote Power Side-Channel Attacks. Proceedings of the IEEE Symposium on Security and Privacy (SP), San Francisco, CA, USA.","DOI":"10.1109\/SP.2018.00049"},{"key":"ref_12","doi-asserted-by":"crossref","unstructured":"Randolph, M., and Diehl, W. (2020). Power Side-Channel Attack Analysis: A Review of 20 Years of Study for the Layman. Cryptography, 4.","DOI":"10.3390\/cryptography4020015"},{"key":"ref_13","doi-asserted-by":"crossref","first-page":"612","DOI":"10.1145\/359168.359176","article-title":"How to share a secret","volume":"22","author":"Shamir","year":"1979","journal-title":"Commun. ACM"},{"key":"ref_14","doi-asserted-by":"crossref","first-page":"463","DOI":"10.1007\/978-3-540-45146-4_27","article-title":"Private circuits: Securing hardware against probing attacks","volume":"Volume 2729","author":"Boneh","year":"2003","journal-title":"Proceedings of the Advances in Cryptology, 23rd Annual International Cryptology Conference (CRYPTO 2003)"},{"key":"ref_15","doi-asserted-by":"crossref","first-page":"232","DOI":"10.1007\/11894063_19","article-title":"Three-phase dual-rail pre-charge logic","volume":"Volume 4249","author":"Goubin","year":"2006","journal-title":"Proceedings of the Cryptographic Hardware and Embedded Systems, 8th International Workshop (CHES 2006)"},{"key":"ref_16","unstructured":"Tiri, K., and Verbauwhede, I. (2005, January 7\u201311). Design method for constant power consumption of differential logic circuits. Proceedings of the Conference on Design, Automation and Test in Europe, Munich, Germany."},{"key":"ref_17","doi-asserted-by":"crossref","unstructured":"Guilley, S., Chaudhuri, S., Sauvage, L., Graba, T., Danger, J., Hoogvorst, P., Vong, V., Nassar, M., and Flament, F. (2009). Shall We Trust WDDL?, Vieweg + Teubner.","DOI":"10.1007\/978-3-8348-9324-6_22"},{"key":"ref_18","doi-asserted-by":"crossref","unstructured":"Alasad, Q., Yuan, J., and Lin, J. (2018, January 23\u201328). Resilient aes against side-channel attack using all-spin logic. Proceedings of the 2018 on Great Lakes Symposium on VLSI, GLSVLSI \u201918, Chicago, IL, USA.","DOI":"10.1145\/3194554.3194595"},{"key":"ref_19","first-page":"911907","article-title":"Towards leakage resiliency: Memristor-based AES design for differential power attack mitigation","volume":"Volume 9119","author":"Blowers","year":"2014","journal-title":"Machine Intelligence and Bio-Inspired Computation: Theory and Applications VIII"},{"key":"ref_20","doi-asserted-by":"crossref","unstructured":"Giacomin, E., and Gaillardon, P.E. (2018, January 8\u201310). Differential power analysis mitigation technique using three-independent-gate field effect transistors. Proceedings of the 2018 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), Verona, Italy.","DOI":"10.1109\/VLSI-SoC.2018.8644747"},{"key":"ref_21","doi-asserted-by":"crossref","unstructured":"Selvam, R., and Tyagi, A. (2018, January 8\u201310). Power Side Channel Resistance of RNS Secure Logic. Proceedings of the 2018 31st International Conference On VLSI Design and 2018 17th International Conference On Embedded Systems (VLSID), Pune, India.","DOI":"10.1109\/VLSID.2018.52"},{"key":"ref_22","doi-asserted-by":"crossref","unstructured":"Selvam, R., and Tyagi, A. (2022). An Evaluation of Power Side-Channel Resistance for RNS Secure Logic. Sensors, 22.","DOI":"10.3390\/s22062242"},{"key":"ref_23","doi-asserted-by":"crossref","unstructured":"Selvam, R., and Tyagi, A. (2021, January 18\u201322). Power distribution network capacitive decoupling for side-channel resistance. Proceedings of the 2021 IEEE International Symposium on Smart Electronic Systems (iSES), Jaipur, India.","DOI":"10.1109\/iSES52644.2021.00051"},{"key":"ref_24","unstructured":"Tang, K.T., and Friedman, E.G. (2000, January 8\u201311). Transient ir voltage drops in cmos-based power distribution networks. Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144), Lansing, MI, USA."},{"key":"ref_25","unstructured":"Mao, J., Kim, W., Choi, S., Swaminathan, M., Libous, J., and O\u2019connor, D. (2003, January 18\u201319). Electromagnetic modelling of switching noise in on-chip power distribution networks. Proceedings of the 8th International Conference on Electromagnetic Interference and Compatibility, Chenai, India."},{"key":"ref_26","doi-asserted-by":"crossref","first-page":"1250","DOI":"10.1109\/TEMC.2022.3155471","article-title":"Compensating method of equivalent current sources of lsi-core macromodel considering voltage fluctuations in on-chip power distribution network","volume":"64","author":"Tanaka","year":"2022","journal-title":"IEEE Trans. Electromagn. Compat."},{"key":"ref_27","doi-asserted-by":"crossref","first-page":"487","DOI":"10.1109\/TVLSI.2002.800533","article-title":"Simultaneous switching noise in on-chip cmos power distribution networks","volume":"10","author":"Tang","year":"2002","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"ref_28","doi-asserted-by":"crossref","unstructured":"Joo, J., Sun, Y., Lee, J., Kong, S., Kang, S., Song, I., and Hwang, C. (August, January 26). Modeling of power supply noise associated with package parasitics in an on-chip ldo regulator. Proceedings of the 2021 IEEE International Joint EMC\/SI\/PI and EMC Europe Symposium, Raleigh, NC, USA.","DOI":"10.1109\/EMC\/SI\/PI\/EMCEurope52599.2021.9559151"},{"key":"ref_29","doi-asserted-by":"crossref","unstructured":"Mayhew, M., and Muresan, R. (2014, January 3\u20136). Modeling the effect of nmos gate capacitance in an on-chip decoupling capacitor paa countermeasure. Proceedings of the 2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS), College Station, TX, USA.","DOI":"10.1109\/MWSCAS.2014.6908367"},{"key":"ref_30","doi-asserted-by":"crossref","first-page":"4","DOI":"10.1109\/TETC.2014.2303934","article-title":"On-chip nanoscale capacitor decoupling architectures for hardware security","volume":"2","author":"Mayhew","year":"2014","journal-title":"IEEE Trans. Emerg. Top. Comput."},{"key":"ref_31","doi-asserted-by":"crossref","unstructured":"Dofe, J., and Yu, Q. (2018, January 23). Exploiting PDN noise to thwart correlation power analysis attacks in 3d ics. Proceedings of the 20th System Level Interconnect Prediction Workshop, SLIP@DAC 2018, San Francisco, CA, USA.","DOI":"10.1145\/3225209.3225212"},{"key":"ref_32","doi-asserted-by":"crossref","first-page":"769","DOI":"10.1109\/TCSI.2018.2872567","article-title":"Exploiting machine learning against on-chip power analysis attacks: Tradeoffs and design considerations","volume":"66","author":"Kenarangi","year":"2019","journal-title":"IEEE Trans. Circuits Syst. Regul. Pap."},{"key":"ref_33","doi-asserted-by":"crossref","first-page":"83","DOI":"10.1109\/CJECE.2019.2949934","article-title":"On-chip cmos self-decoupling battery cell system for security protection","volume":"43","author":"Muresan","year":"2020","journal-title":"Can. J. Electr. Comput. Eng."},{"key":"ref_34","doi-asserted-by":"crossref","first-page":"238","DOI":"10.1007\/3-540-44499-8_19","article-title":"Using second-order power analysis to attack DPA resistant software","volume":"Volume 1965","author":"Paar","year":"2000","journal-title":"Proceedings of the Cryptographic Hardware and Embedded Systems, Second International Workshop (CHES 2000)"},{"key":"ref_35","doi-asserted-by":"crossref","first-page":"351","DOI":"10.1007\/978-3-540-30574-3_24","article-title":"Side-channel leakage of masked CMOS gates","volume":"Volume 3376","author":"Menezes","year":"2005","journal-title":"Proceedings of the Topics in Cryptology, Cryptographers\u2019 Track at the RSA Conference 2005 (CT-RSA 2005)"},{"key":"ref_36","doi-asserted-by":"crossref","unstructured":"Goddard, Z.N., LaJeunesse, N., and Eisenbarth, T. (2015, January 5\u20137). Power analysis of the t-private logic style for fpgas. Proceedings of the International Symposium on Hardware Oriented Security and Trust (HOST 2015), Washington, DC, USA.","DOI":"10.1109\/HST.2015.7140239"},{"key":"ref_37","first-page":"428","article-title":"Statistical tools flavor side-channel collision attacks","volume":"Volume 7237","author":"Pointcheval","year":"2012","journal-title":"Proceedings of the Advances in Cryptology, 31st Annual International Conference on the Theory and Applications of Cryptographic Techniques (EUROCRYPT 2012)"},{"key":"ref_38","doi-asserted-by":"crossref","first-page":"529","DOI":"10.1007\/11935308_38","article-title":"Threshold implementations against side-channel attacks and glitches","volume":"Volume 4307","author":"Ning","year":"2006","journal-title":"Proceedings of the Information and Communications Security, Proceedings of the 8th International Conference (ICICS 2006)"},{"key":"ref_39","doi-asserted-by":"crossref","unstructured":"Takarabt, S., Bahrami, J., Ebrahimabadi, M., Guilley, S., and Karimi, N. (2019, January 1\u20134). Security Order of Gate-Level Masking Schemes. Proceedings of the 2023 IEEE International Symposium On Hardware Oriented Security Furthermore, Trust (HOST), San Jose, CA, USA.","DOI":"10.1109\/HOST55118.2023.10133208"},{"key":"ref_40","doi-asserted-by":"crossref","first-page":"3555","DOI":"10.1109\/TIFS.2022.3209890","article-title":"Optimizing Higher-Order Correlation Analysis Against Inner Product Masking Scheme","volume":"17","author":"Ming","year":"2022","journal-title":"IEEE Trans. Inf. Forens. Secur."},{"key":"ref_41","doi-asserted-by":"crossref","unstructured":"Preneel, B., and Takagi, T. (October, January 28). The LED Block Cipher. Proceedings of the Cryptographic Hardware and Embedded Systems\u2014CHES 2011, Nara, Japan. Lecture Notes in Computer Science.","DOI":"10.1007\/978-3-642-23951-9"}],"container-title":["Cryptography"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/2410-387X\/8\/1\/1\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,10]],"date-time":"2025-10-10T21:39:20Z","timestamp":1760132360000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/2410-387X\/8\/1\/1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,12,21]]},"references-count":41,"journal-issue":{"issue":"1","published-online":{"date-parts":[[2024,3]]}},"alternative-id":["cryptography8010001"],"URL":"https:\/\/doi.org\/10.3390\/cryptography8010001","relation":{},"ISSN":["2410-387X"],"issn-type":[{"type":"electronic","value":"2410-387X"}],"subject":[],"published":{"date-parts":[[2023,12,21]]}}}