{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,8]],"date-time":"2026-05-08T15:59:25Z","timestamp":1778255965791,"version":"3.51.4"},"reference-count":47,"publisher":"MDPI AG","issue":"1","license":[{"start":{"date-parts":[[2024,1,5]],"date-time":"2024-01-05T00:00:00Z","timestamp":1704412800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Cryptography"],"abstract":"<jats:p>Hardware implementations of cryptographic primitives require protection against physical attacks and supply chain threats. This raises the question of secure composability of different attack countermeasures, i.e., whether protecting a circuit against one threat can make it more vulnerable against a different threat. In this article, we study the consequences of applying logic locking, a popular design-for-trust solution against intellectual property piracy and overproduction, to cryptographic circuits. We show that the ability to unlock the circuit incorrectly gives the adversary new powerful attack options. We introduce LEDFA (locking-enabled differential fault analysis) and demonstrate for several ciphers and families of locking schemes that fault attacks become possible (or consistently easier) for incorrectly unlocked circuits. In several cases, logic locking has made circuit implementations prone to classical algebraic attacks with no fault injection needed altogether. We refer to this \u201czero-fault\u201d version of LEDFA by the term LEDA, investigate its success factors in-depth and propose a countermeasure to protect the logic-locked implementations against LEDA. We also perform test vector leakage assessment (TVLA) of incorrectly unlocked AES implementations to show the effects of logic locking regarding side-channel leakage. Our results indicate that logic locking is not safe to use in cryptographic circuits, making them less rather than more secure.<\/jats:p>","DOI":"10.3390\/cryptography8010002","type":"journal-article","created":{"date-parts":[[2024,1,5]],"date-time":"2024-01-05T05:12:17Z","timestamp":1704431537000},"page":"2","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Locking-Enabled Security Analysis of Cryptographic Circuits"],"prefix":"10.3390","volume":"8","author":[{"given":"Devanshi","family":"Upadhyaya","sequence":"first","affiliation":[{"name":"Institut f\u00fcr Technische Informatik, Universit\u00e4t Stuttgart, Pfaffenwaldring 47, 70569 Stuttgart, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ma\u00ebl","family":"Gay","sequence":"additional","affiliation":[{"name":"Institut f\u00fcr Technische Informatik, Universit\u00e4t Stuttgart, Pfaffenwaldring 47, 70569 Stuttgart, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ilia","family":"Polian","sequence":"additional","affiliation":[{"name":"Institut f\u00fcr Technische Informatik, Universit\u00e4t Stuttgart, Pfaffenwaldring 47, 70569 Stuttgart, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"1968","published-online":{"date-parts":[[2024,1,5]]},"reference":[{"key":"ref_1","unstructured":"Bogdanov, A., Knudsen, L.R., Leander, G., Paar, C., Poschmann, A., Robshaw, M.J., Seurin, Y., and Vikkelsoe, C. (2007, January 10\u201313). PRESENT: An ultra-lightweight block cipher. Proceedings of the Cryptographic Hardware and Embedded Systems-CHES 2007: 9th International Workshop, Vienna, Austria. Proceedings 9."},{"key":"ref_2","doi-asserted-by":"crossref","first-page":"1283","DOI":"10.1109\/JPROC.2014.2335155","article-title":"A primer on hardware security: Models, methods, and metrics","volume":"102","author":"Rostami","year":"2014","journal-title":"Proc. IEEE"},{"key":"ref_3","doi-asserted-by":"crossref","unstructured":"Knechtel, J., Kavun, E.B., Regazzoni, F., Heuser, A., Chattopadhyay, A., Mukhopadhyay, D., Dey, S., Fei, Y., Belenky, Y., and Levi, I. (2020, January 9\u201313). Towards Secure Composition of Integrated Circuits and Electronic Systems: On the Role of EDA. Proceedings of the Design, Automation & Test in Europe Conference (DATE), Grenoble, France.","DOI":"10.23919\/DATE48585.2020.9116483"},{"key":"ref_4","unstructured":"Regazzoni, F., Breveglieri, L., Ienne, P., and Koren, I. (2012). Fault Analysis in Cryptography, Springer."},{"key":"ref_5","unstructured":"Joye, M. (1999, January 18\u201321). Security paradoxes: How improving a cryptosystem may weaken it. Proceedings of the National Conference on Information Security, Arlington, VA, USA."},{"key":"ref_6","doi-asserted-by":"crossref","unstructured":"Joye, M., Quisquater, J.J., Sung-Ming, Y., and Yung, M. (2002, January 18\u201322). Observability analysis-detecting when improved cryptosystems fail. Proceedings of the Cryptographers\u2019 Track at the RSA Conference, San Jose, CA, USA.","DOI":"10.1007\/3-540-45760-7_2"},{"key":"ref_7","doi-asserted-by":"crossref","unstructured":"Subramanyan, P., Ray, S., and Malik, S. (2015, January 5\u20137). Evaluating the security of logic encryption algorithms. Proceedings of the IEEE International Symposium on Hardware Oriented Security and Trust (HOST), Washington, DC, USA.","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref_8","doi-asserted-by":"crossref","unstructured":"Alrahis, L., Patnaik, S., Khalid, F., Hanif, M.A., Saleh, H.H., Shafique, M., and Sinanoglu, O. (2021, January 1\u20135). GNNUnlock: Graph Neural Networks-based Oracle-less Unlocking Scheme for Provably Secure Logic Locking. Proceedings of the Design, Automation & Test in Europe Conference, (DATE), Grenoble, France.","DOI":"10.23919\/DATE51398.2021.9474039"},{"key":"ref_9","doi-asserted-by":"crossref","unstructured":"Yasin, M., Mazumdar, B., Rajendran, J.J., and Sinanoglu, O. (2016, January 3\u20135). SARLock: SAT attack resistant logic locking. Proceedings of the IEEE International Symposium on Hardware Oriented Security and Trust (HOST), McLean, VA, USA.","DOI":"10.1109\/HST.2016.7495588"},{"key":"ref_10","doi-asserted-by":"crossref","unstructured":"Xie, Y., and Srivastava, A. (2016, January 17\u201319). Mitigating SAT attack on logic locking. Proceedings of the Cryptographic Hardware and Embedded Systems\u2013CHES 2016: 18th International Conference, Santa Barbara, CA, USA. Proceedings 18.","DOI":"10.1007\/978-3-662-53140-2_7"},{"key":"ref_11","doi-asserted-by":"crossref","unstructured":"Yasin, M., Sengupta, A., Schafer, B.C., Makris, Y., Sinanoglu, O., and Rajendran, J. (2017, January 10\u201312). What to lock? Functional and parametric locking. Proceedings of the Great Lakes Symposium on VLSI, Banff, AB, Canada.","DOI":"10.1145\/3060403.3060492"},{"key":"ref_12","doi-asserted-by":"crossref","unstructured":"Yasin, M., Sengupta, A., Nabeel, M.T., Ashraf, M., Rajendran, J., and Sinanoglu, O. (November, January 30). Provably secure logic locking: From theory to practice. Proceedings of the 2017 ACM SIGSAC Conference on Computer and Communications Security, Dallas, TX, USA.","DOI":"10.1145\/3133956.3133985"},{"key":"ref_13","doi-asserted-by":"crossref","unstructured":"Upadhyaya, D., Gay, M., and Polian, I. (2023, January 1\u20134). LEDA: Locking Enabled Differential Analysis of Cryptographic Circuits. Proceedings of the 2023 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), San Jose, CA, USA.","DOI":"10.1109\/HOST55118.2023.10133696"},{"key":"ref_14","doi-asserted-by":"crossref","unstructured":"Tunstall, M., Mukhopadhyay, D., and Ali, S. (2011, January 1\u20133). Differential fault analysis of the advanced encryption standard using a single fault. Proceedings of the IFIP International Workshop on Information Security Theory and Practices, Heraklion, Greece.","DOI":"10.1007\/978-3-642-21040-2_15"},{"key":"ref_15","doi-asserted-by":"crossref","unstructured":"Piret, G., and Quisquater, J.J. (2003, January 8\u201310). A differential fault attack technique against SPN structures, with application to the AES and KHAZAD. Proceedings of the International Workshop on Cryptographic Hardware and Embedded Systems, Cologne, Germany.","DOI":"10.1007\/978-3-540-45238-6_7"},{"key":"ref_16","doi-asserted-by":"crossref","unstructured":"Jovanovic, P., Kreuzer, M., and Polian, I. (2012, January 3\u20134). A fault attack on the LED block cipher. Proceedings of the Constructive Side-Channel Analysis and Secure Design: Third International Workshop, COSADE 2012, Darmstadt, Germany. Proceedings 3.","DOI":"10.1007\/978-3-642-29912-4_10"},{"key":"ref_17","first-page":"33","article-title":"Improved Differential Fault Analysis on Block Cipher PRESENT-80\/128","volume":"22","author":"Park","year":"2012","journal-title":"J. Korea Inst. Inf. Secur. Cryptol."},{"key":"ref_18","doi-asserted-by":"crossref","first-page":"1039","DOI":"10.1109\/TIFS.2016.2516905","article-title":"A framework for the analysis and evaluation of algebraic fault attacks on lightweight block ciphers","volume":"11","author":"Zhang","year":"2016","journal-title":"IEEE Trans. Inf. Forensics Secur."},{"key":"ref_19","doi-asserted-by":"crossref","first-page":"1229","DOI":"10.1109\/JPROC.2014.2334493","article-title":"Hardware Trojan attacks: Threat analysis and countermeasures","volume":"102","author":"Bhunia","year":"2014","journal-title":"Proc. IEEE"},{"key":"ref_20","doi-asserted-by":"crossref","first-page":"1207","DOI":"10.1109\/JPROC.2014.2332291","article-title":"Counterfeit integrated circuits: A rising threat in the global semiconductor supply chain","volume":"102","author":"Guin","year":"2014","journal-title":"Proc. IEEE"},{"key":"ref_21","doi-asserted-by":"crossref","unstructured":"Rajendran, J., Sam, M., Sinanoglu, O., and Karri, R. (2013, January 4\u20138). Security analysis of integrated circuit camouflaging. Proceedings of the 2013 ACM SIGSAC Conference on Computer & Communications Security, Berlin, Germany.","DOI":"10.1145\/2508859.2516656"},{"key":"ref_22","doi-asserted-by":"crossref","first-page":"1411","DOI":"10.1109\/TCAD.2015.2511144","article-title":"On improving the security of logic locking","volume":"35","author":"Yasin","year":"2015","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Syst."},{"key":"ref_23","doi-asserted-by":"crossref","unstructured":"Kahng, A.B., Lach, J., Mangione-Smith, W.H., Mantik, S., Markov, I.L., Potkonjak, M., Tucker, P., Wang, H., and Wolfe, G. (1998, January 15\u201319). Watermarking techniques for intellectual property protection. Proceedings of the 35th annual Design Automation Conference, San Francisco, CA, USA.","DOI":"10.1145\/277044.277240"},{"key":"ref_24","doi-asserted-by":"crossref","first-page":"208","DOI":"10.1109\/TCAD.2003.822126","article-title":"Effective iterative techniques for fingerprinting design IP","volume":"23","author":"Caldwell","year":"2004","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Syst."},{"key":"ref_25","unstructured":"Alkabani, Y., and Koushanfar, F. (2007, January 6\u201310). Active Hardware Metering for Intellectual Property Protection and Security. Proceedings of the USENIX Security Symposium, Boston, MA, USA."},{"key":"ref_26","doi-asserted-by":"crossref","first-page":"30","DOI":"10.1109\/MC.2010.284","article-title":"Ending piracy of integrated circuits","volume":"43","author":"Roy","year":"2010","journal-title":"Computer"},{"key":"ref_27","doi-asserted-by":"crossref","unstructured":"Rajendran, J., Pino, Y., Sinanoglu, O., and Karri, R. (2012, January 3\u20137). Security analysis of logic obfuscation. Proceedings of the 49th Annual Design Automation Conference, San Francisco, CA, USA.","DOI":"10.1145\/2228360.2228377"},{"key":"ref_28","doi-asserted-by":"crossref","unstructured":"Rajendran, J., Pino, Y., Sinanoglu, O., and Karri, R. (2012, January 12\u201316). Logic encryption: A fault analysis perspective. Proceedings of the 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE), Dresden, Germany.","DOI":"10.1109\/DATE.2012.6176634"},{"key":"ref_29","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1109\/MDT.2010.24","article-title":"Preventing IC piracy using reconfigurable logic barriers","volume":"27","author":"Baumgarten","year":"2010","journal-title":"IEEE Des. Test Comput."},{"key":"ref_30","first-page":"175","article-title":"Cas-lock: A security-corruptibility trade-off resilient logic locking scheme","volume":"2020","author":"Shakya","year":"2020","journal-title":"IACR Trans. Cryptogr. Hardw. Embed."},{"key":"ref_31","doi-asserted-by":"crossref","unstructured":"Shamsi, K., Li, M., Meade, T., Zhao, Z., Pan, D.Z., and Jin, Y. (2017, January 10\u201312). Cyclic obfuscation for creating SAT-unresolvable circuits. Proceedings of the on Great Lakes Symposium on VLSI 2017, Banff, AB, Canada.","DOI":"10.1145\/3060403.3060458"},{"key":"ref_32","doi-asserted-by":"crossref","unstructured":"Yasin, M., Rajendran, J.J., and Sinanoglu, O. (2020). Trustworthy Hardware Design: Combinational Logic Locking Techniques, Springer.","DOI":"10.1007\/978-3-030-15334-2"},{"key":"ref_33","doi-asserted-by":"crossref","first-page":"370","DOI":"10.1109\/JPROC.2005.862424","article-title":"The sorcerer\u2019s apprentice guide to fault attacks","volume":"94","author":"Choukri","year":"2006","journal-title":"Proc. IEEE"},{"key":"ref_34","doi-asserted-by":"crossref","unstructured":"Van Woudenberg, J.G., Witteman, M.F., and Menarini, F. (2011, January 29). Practical optical fault injection on secure microcontrollers. Proceedings of the 2011 Workshop on Fault Diagnosis and Tolerance in Cryptography, Tokyo, Japan.","DOI":"10.1109\/FDTC.2011.12"},{"key":"ref_35","doi-asserted-by":"crossref","unstructured":"Dehbaoui, A., Dutertre, J.M., Robisson, B., and Tria, A. (2012, January 9). Electromagnetic transient faults injection on a hardware and a software implementations of AES. Proceedings of the 2012 Workshop on Fault Diagnosis and Tolerance in Cryptography, Leuven, Belgium.","DOI":"10.1109\/FDTC.2012.15"},{"key":"ref_36","doi-asserted-by":"crossref","unstructured":"Li, Y., Sakiyama, K., Gomisawa, S., Fukunaga, T., Takahashi, J., and Ohta, K. (2010, January 17\u201320). Fault sensitivity analysis. Proceedings of the Cryptographic Hardware and Embedded Systems, CHES 2010: 12th International Workshop, Santa Barbara, CA, USA. Proceedings 12.","DOI":"10.1007\/978-3-642-15031-9_22"},{"key":"ref_37","doi-asserted-by":"crossref","unstructured":"Ghalaty, N.F., Yuce, B., Taha, M., and Schaumont, P. (2014, January 23). Differential fault intensity analysis. Proceedings of the 2014 Workshop on Fault Diagnosis and Tolerance in Cryptography, Busan, Republic of Korea.","DOI":"10.1109\/FDTC.2014.15"},{"key":"ref_38","doi-asserted-by":"crossref","unstructured":"Gay, M., Paxian, T., Upadhyaya, D., Becker, B., and Polian, I. (2019, January 24). Hardware-oriented algebraic fault attack framework with multiple fault injection support. Proceedings of the 2019 Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC), Atlanta, GA, USA.","DOI":"10.1109\/FDTC.2019.00012"},{"key":"ref_39","unstructured":"Kocher, P., Jaffe, J., and Jun, B. (2023, August 15). Introduction to Differential Power Analysis and Related Attacks. Available online: https:\/\/www.rambus.com\/wp-content\/uploads\/2015\/08\/DPATechInfo.pdf."},{"key":"ref_40","unstructured":"Becker, G., Cooper, J., DeMulder, E., Goodwill, G., Jaffe, J., Kenworthy, G., Kouzminov, T., Leiserson, A., Marson, M., and Rohatgi, P. (2013, January 24\u201326). Test vector leakage assessment (TVLA) methodology in practice. Proceedings of the International Cryptographic Module Conference, Gaithersburg, MD, USA."},{"key":"ref_41","doi-asserted-by":"crossref","first-page":"85","DOI":"10.1007\/s13389-016-0120-y","article-title":"Leakage assessment methodology: Extended version","volume":"6","author":"Schneider","year":"2016","journal-title":"J. Cryptogr. Eng."},{"key":"ref_42","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3565571","article-title":"The side-channel metrics cheat sheet","volume":"55","author":"Papagiannopoulos","year":"2023","journal-title":"ACM Comput. Surv."},{"key":"ref_43","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1007\/BF00630563","article-title":"Differential cryptanalysis of DES-like cryptosystems","volume":"4","author":"Biham","year":"1991","journal-title":"J. Cryptol."},{"key":"ref_44","doi-asserted-by":"crossref","unstructured":"Torrance, R., and James, D. (2009, January 6\u20139). The state-of-the-art in IC reverse engineering. Proceedings of the International Workshop on Cryptographic Hardware and Embedded Systems, Lausanne, Switzerland.","DOI":"10.1007\/978-3-642-04138-9_26"},{"key":"ref_45","unstructured":"Tseitin, G.S. (1983). Automation of Reasoning, Springer."},{"key":"ref_46","unstructured":"Shamsi, K., and Yier, J. (2021, September 25). Netlist Encryption and Obfuscation Suite. Available online: https:\/\/bitbucket.org\/kavehshm\/neos\/src\/master\/."},{"key":"ref_47","unstructured":"Soos, M., Nohl, K., and Castelluccia, C. (July, January 30). Extending SAT solvers to cryptographic problems. Proceedings of the International Conference on Theory and Applications of Satisfiability Testing, Swansea, UK."}],"container-title":["Cryptography"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/2410-387X\/8\/1\/2\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,10]],"date-time":"2025-10-10T13:40:43Z","timestamp":1760103643000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/2410-387X\/8\/1\/2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,1,5]]},"references-count":47,"journal-issue":{"issue":"1","published-online":{"date-parts":[[2024,3]]}},"alternative-id":["cryptography8010002"],"URL":"https:\/\/doi.org\/10.3390\/cryptography8010002","relation":{},"ISSN":["2410-387X"],"issn-type":[{"value":"2410-387X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,1,5]]}}}