{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T07:15:44Z","timestamp":1769757344584,"version":"3.49.0"},"reference-count":38,"publisher":"MDPI AG","issue":"1","license":[{"start":{"date-parts":[[2025,3,3]],"date-time":"2025-03-03T00:00:00Z","timestamp":1740960000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"Science and Technology Program of Guangdong Province","award":["2022B0701180001"],"award-info":[{"award-number":["2022B0701180001"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Cryptography"],"abstract":"<jats:p>Field-programmable gate arrays (FPGAs) are widely used in cloud servers as an acceleration solution for compute-intensive tasks. Cloud FPGAs are typically multi-tenant, enabling resource sharing among multiple users but are vulnerable to power side-channel analysis (SCA) attacks due to their programmability and runtime dynamic reconfigurability. It is well-known that the clock frequencies of the circuits on multi-tenant FPGAs affect power consumption, but their impact on remote correlation power analysis (CPA) attacks has largely been ignored in the literature. This work systematically evaluates how clock frequency variations influence the effectiveness of remote CPA attacks on multi-tenant FPGAs. We develop a theoretical model to quantify this impact and validate our findings through the CPA attacks on processors running AES-128 and SM4 cryptographic algorithms. Our results demonstrate that the runtime clock frequency significantly affects the performance of remote CPA attacks. Our work provides valuable insights into the security implications of frequency scaling in multi-tenant FPGAs and offers guidance on selecting clock frequencies to mitigate power side-channel risks.<\/jats:p>","DOI":"10.3390\/cryptography9010015","type":"journal-article","created":{"date-parts":[[2025,3,3]],"date-time":"2025-03-03T07:37:17Z","timestamp":1740987437000},"page":"15","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["The Impact of Clock Frequencies on Remote Power Side-Channel Analysis Attack Resistance of Processors in Multi-Tenant FPGAs"],"prefix":"10.3390","volume":"9","author":[{"given":"Qinming","family":"Zhou","sequence":"first","affiliation":[{"name":"School of Electronics and Information Technology (School of Microelectronics), Sun Yat-sen University, Guangzhou 510006, China"}]},{"given":"Haozhi","family":"Xie","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Technology (School of Microelectronics), Sun Yat-sen University, Guangzhou 510006, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5227-1337","authenticated-orcid":false,"given":"Tao","family":"Su","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Technology (School of Microelectronics), Sun Yat-sen University, Guangzhou 510006, China"}]}],"member":"1968","published-online":{"date-parts":[[2025,3,3]]},"reference":[{"key":"ref_1","doi-asserted-by":"crossref","unstructured":"Krautter, J., Gnad, D.R., Schellenberg, F., Moradi, A., and Tahoori, M.B. (2019, January 4\u20137). Active fences against voltage-based side channels in multi-tenant FPGAs. Proceedings of the 2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), Westminster, CO, USA.","DOI":"10.1109\/ICCAD45719.2019.8942094"},{"key":"ref_2","doi-asserted-by":"crossref","unstructured":"Zhao, M., and Suh, G.E. (2018, January 21\u201323). FPGA-based remote power side-channel attacks. Proceedings of the 2018 IEEE Symposium on Security and Privacy (SP), San Francisco, CA, USA.","DOI":"10.1109\/SP.2018.00049"},{"key":"ref_3","doi-asserted-by":"crossref","unstructured":"Schellenberg, F., Gnad, D.R., Moradi, A., and Tahoori, M.B. (2018, January 19\u201323). An inside job: Remote power analysis attacks on FPGAs. Proceedings of the 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE), Dresden, Germany.","DOI":"10.23919\/DATE.2018.8342177"},{"key":"ref_4","doi-asserted-by":"crossref","unstructured":"Schellenberg, F., Gnad, D.R., Moradi, A., and Tahoori, M.B. (2018, January 5\u20138). Remote inter-chip power analysis side-channel attacks at board-level. Proceedings of the 2018 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), San Diego, CA, USA.","DOI":"10.1145\/3240765.3240841"},{"key":"ref_5","doi-asserted-by":"crossref","unstructured":"Luo, Y., and Xu, X. (2020, January 2\u20135). A quantitative defense framework against power attacks on multi-tenant FPGA. Proceedings of the 39th International Conference on Computer-Aided Design, Virtual.","DOI":"10.1145\/3400302.3415694"},{"key":"ref_6","doi-asserted-by":"crossref","unstructured":"Alam, M.M., Tajik, S., Ganji, F., Tehranipoor, M., and Forte, D. (2019, January 24). RAM-Jam: Remote temperature and voltage fault attack on FPGAs using memory collisions. Proceedings of the 2019 Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC), Atlanta, GA, USA.","DOI":"10.1109\/FDTC.2019.00015"},{"key":"ref_7","doi-asserted-by":"crossref","unstructured":"Gnad, D.R., Oboril, F., and Tahoori, M.B. (2017, January 4\u20138). Voltage drop-based fault attacks on FPGAs using valid bitstreams. Proceedings of the 2017 27th International Conference on Field Programmable Logic and Applications (FPL), Ghent, Belgium.","DOI":"10.23919\/FPL.2017.8056840"},{"key":"ref_8","doi-asserted-by":"crossref","first-page":"2685","DOI":"10.1109\/TVLSI.2020.3027711","article-title":"Power distribution attacks in multitenant FPGAs","volume":"28","author":"Provelengios","year":"2020","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref_9","doi-asserted-by":"crossref","unstructured":"Zhang, F., Wang, Z., Shen, H., Yang, B., Wu, Q., and Ren, K. (2022, January 10\u201314). DARPT: Defense against remote physical attack based on TDC in multi-tenant scenario. Proceedings of the 59th ACM\/IEEE Design Automation Conference, San Francisco, CA, USA.","DOI":"10.1145\/3489517.3530494"},{"key":"ref_10","first-page":"49","article-title":"Turn on, Tune in, and Listen up: Maximizing Side-Channel Recovery in Cross-Platform Time-to-Digital Converters","volume":"17","author":"Drewes","year":"2024","journal-title":"ACM Trans. Reconfigurable Technol. Syst. (TRETS)"},{"key":"ref_11","doi-asserted-by":"crossref","unstructured":"Glamo\u010danin, O., Coulon, L., Regazzoni, F., and Stojilovi\u0107, M. (2020, January 9\u201313). Are cloud FPGAs really vulnerable to power analysis attacks?. Proceedings of the 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE), Grenoble, France.","DOI":"10.23919\/DATE48585.2020.9116481"},{"key":"ref_12","doi-asserted-by":"crossref","first-page":"44","DOI":"10.46586\/tches.v2018.i3.44-68","article-title":"FPGAhammer: Remote voltage fault attacks on shared FPGAs, suitable for DFA on AES","volume":"2018","author":"Krautter","year":"2018","journal-title":"Iacr Trans. Cryptogr. Hardw. Embed. Syst."},{"key":"ref_13","unstructured":"Rakin, A.S., Luo, Y., Xu, X., and Fan, D. (2021, January 11\u201313). Deep-Dup: An adversarial weight duplication attack framework to crush deep neural network in Multi-Tenant FPGA. Proceedings of the 30th USENIX Security Symposium (USENIX Security 21), Vancouver, BC, Canada."},{"key":"ref_14","doi-asserted-by":"crossref","unstructured":"Das, S., Whatmough, P., and Bull, D. (2015, January 22\u201324). Modeling and characterization of the system-level Power Delivery Network for a dual-core ARM Cortex-A57 cluster in 28nm CMOS. Proceedings of the 2015 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED), Rome, Italy.","DOI":"10.1109\/ISLPED.2015.7273505"},{"key":"ref_15","doi-asserted-by":"crossref","unstructured":"Gravellier, J., Dutertre, J.M., Teglia, Y., and Loubet-Moundi, P. (2019, January 9\u201311). High-speed ring oscillator based sensors for remote side-channel attacks on FPGAs. Proceedings of the 2019 International conference on ReConFigurable computing and FPGAs (ReConFig), Cancun, Mexico.","DOI":"10.1109\/ReConFig48160.2019.8994789"},{"key":"ref_16","doi-asserted-by":"crossref","unstructured":"Tian, S., Moini, S., Wolnikowski, A., Holcomb, D., Tessier, R., and Szefer, J. (2021, January 9\u201312). Remote power attacks on the versatile tensor accelerator in multi-tenant FPGAs. Proceedings of the 2021 IEEE 29th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), Orlando, FL, USA.","DOI":"10.1109\/FCCM51124.2021.00037"},{"key":"ref_17","first-page":"1","article-title":"Voltage sensor implementations for remote power attacks on FPGAs","volume":"16","author":"Moini","year":"2022","journal-title":"ACM Trans. Reconfigurable Technol. Syst. (TRETS)"},{"key":"ref_18","doi-asserted-by":"crossref","unstructured":"Brier, E., Clavier, C., and Olivier, F. (2004, January 11\u201313). Correlation power analysis with a leakage model. Proceedings of the Cryptographic Hardware and Embedded Systems-CHES 2004: 6th International Workshop, Cambridge, MA, USA. Proceedings 6.","DOI":"10.1007\/978-3-540-28632-5_2"},{"key":"ref_19","unstructured":"Baker, R.J. (2019). CMOS: Circuit Design, Layout, and Simulation, John Wiley & Sons."},{"key":"ref_20","unstructured":"Rabaey, J.M., Chandrakasan, A., and Nikolic, B. (2002). Digital Integrated Circuits, Prentice Hall."},{"key":"ref_21","doi-asserted-by":"crossref","first-page":"986","DOI":"10.1109\/TC.2011.128","article-title":"A pattern generation technique for maximizing switching supply currents considering gate delays","volume":"61","author":"Ganeshpure","year":"2011","journal-title":"IEEE Trans. Comput."},{"key":"ref_22","doi-asserted-by":"crossref","unstructured":"Shan, W., Zhang, C., Li, Q., and Yu, J. (2022, January 16\u201318). A Lightweight Countermeasure of SM4 against Side Channel Analysis. Proceedings of the 2022 8th Annual International Conference on Network and Information Systems for Computers (ICNISC), Hangzhou, China.","DOI":"10.1109\/ICNISC57059.2022.00103"},{"key":"ref_23","unstructured":"Xilinx, Inc (2018). 7 Series FPGAs Clocking Resources (UG472), Xilinx, Inc."},{"key":"ref_24","unstructured":"Xilinx, Inc (2012). Large FPGA Methodology Guide, Including Stacked Silicon Interconnect (SSI) Technology (UG872), Xilinx, Inc."},{"key":"ref_25","doi-asserted-by":"crossref","first-page":"136","DOI":"10.1109\/JSSC.2020.3032975","article-title":"EM and power SCA-resilient AES-256 through> 350\u00d7 current-domain signature attenuation and local lower metal routing","volume":"56","author":"Das","year":"2020","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_26","doi-asserted-by":"crossref","unstructured":"Li, Y., Xu, S., Luo, Y., Qin, S., Zhang, S., and Su, M. (2021, January 20\u201322). A Highly Efficient Profiled Power Analysis Attack Based on Power Leakage Fitting. Proceedings of the 2021 IEEE 23rd Int Conf on High Performance Computing & Communications; 7th Int Conf on Data Science & Systems; 19th Int Conf on Smart City; 7th Int Conf on Dependability in Sensor, Cloud & Big Data Systems & Application (HPCC\/DSS\/SmartCity\/DependSys), Haikou, China.","DOI":"10.1109\/HPCC-DSS-SmartCity-DependSys53884.2021.00128"},{"key":"ref_27","doi-asserted-by":"crossref","unstructured":"Liu, C., Chakraborty, A., Chawla, N., and Roggel, N. (2022, January 7\u201311). Frequency throttling side-channel attack. Proceedings of the 2022 ACM SIGSAC Conference on Computer and Communications Security, Los Angeles, CA, USA.","DOI":"10.1145\/3548606.3560682"},{"key":"ref_28","unstructured":"Kim, Y. (2014, January 25\u201327). Successful Profiling Attacks with Different Measurement Environments for Each Phase. Proceedings of the Information Security Applications: 15th International Workshop, WISA 2014, Jeju Island, Korea. Revised Selected Papers 15."},{"key":"ref_29","doi-asserted-by":"crossref","unstructured":"Ramesh, C., Patil, S.B., Dhanuskodi, S.N., Provelengios, G., Pillement, S., Holcomb, D., and Tessier, R. (May, January 29). FPGA side channel attacks without physical access. Proceedings of the 2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), Boulder, CO, USA.","DOI":"10.1109\/FCCM.2018.00016"},{"key":"ref_30","doi-asserted-by":"crossref","unstructured":"Ravi, P., Bhasin, S., Breier, J., and Chattopadhyay, A. (2018, January 8\u201311). Ppap and ippap: Pll-based protection against physical attacks. Proceedings of the 2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), Hong Kong, China.","DOI":"10.1109\/ISVLSI.2018.00118"},{"key":"ref_31","doi-asserted-by":"crossref","unstructured":"Jayasinghe, D., Ignjatovic, A., and Parameswaran, S. (2019, January 4\u20137). SCRIP: Secure random clock execution on soft processor systems to mitigate power-based side channel attacks. Proceedings of the 2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), Westminster, CO, USA.","DOI":"10.1109\/ICCAD45719.2019.8942112"},{"key":"ref_32","doi-asserted-by":"crossref","unstructured":"Hettwer, B., Das, K., Leger, S., Gehrer, S., and G\u00fcneysu, T. (September, January 31). Lightweight side-channel protection using dynamic clock randomization. Proceedings of the 2020 30th International Conference on Field-Programmable Logic and Applications (FPL), Gothenburg, Sweden.","DOI":"10.1109\/FPL50879.2020.00041"},{"key":"ref_33","doi-asserted-by":"crossref","first-page":"1919","DOI":"10.1109\/TVLSI.2024.3418961","article-title":"Protecting Parallel Data Encryption in Multi-Tenant FPGAs by Exploring Simple but Effective Clocking Methodologies","volume":"32","author":"Zhu","year":"2024","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref_34","doi-asserted-by":"crossref","first-page":"1423","DOI":"10.1109\/TVLSI.2020.2971636","article-title":"A power analysis attack resistant multicore platform with effective randomization techniques","volume":"28","author":"Yang","year":"2020","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref_35","unstructured":"Fledel, D., and Wool, A. (2018, January 15\u201317). Sliding-window correlation attacks against encryption devices with an unstable clock. Proceedings of the Selected Areas in Cryptography\u2013SAC 2018: 25th International Conference, Calgary, AB, Canada. Revised Selected Papers 25."},{"key":"ref_36","doi-asserted-by":"crossref","unstructured":"Van Woudenberg, J.G., Witteman, M.F., and Bakker, B. (2011, January 14\u201318). Improving differential power analysis by elastic alignment. Proceedings of the Topics in Cryptology\u2013CT-RSA 2011: The Cryptographers\u2019 Track at the RSA Conference 2011, San Francisco, CA, USA. Proceedings.","DOI":"10.1007\/978-3-642-19074-2_8"},{"key":"ref_37","doi-asserted-by":"crossref","unstructured":"Batina, L., Hogenboom, J., and van Woudenberg, J.G. (March, January 27). Getting more from PCA: First results of using principal component analysis for extensive power analysis. Proceedings of the Topics in Cryptology\u2013CT-RSA 2012: The Cryptographers\u2019 Track at the RSA Conference 2012, San Francisco, CA, USA. Proceedings.","DOI":"10.1007\/978-3-642-27954-6_24"},{"key":"ref_38","doi-asserted-by":"crossref","unstructured":"Mateos, E., and Gebotys, C.H. (2010, January 24). A new correlation frequency analysis of the side channel. Proceedings of the 5th Workshop on Embedded Systems Security, Scottsdale, AZ, USA.","DOI":"10.1145\/1873548.1873552"}],"container-title":["Cryptography"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/2410-387X\/9\/1\/15\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,9]],"date-time":"2025-10-09T16:46:21Z","timestamp":1760028381000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/2410-387X\/9\/1\/15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,3]]},"references-count":38,"journal-issue":{"issue":"1","published-online":{"date-parts":[[2025,3]]}},"alternative-id":["cryptography9010015"],"URL":"https:\/\/doi.org\/10.3390\/cryptography9010015","relation":{},"ISSN":["2410-387X"],"issn-type":[{"value":"2410-387X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,3,3]]}}}