{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,28]],"date-time":"2025-11-28T12:02:43Z","timestamp":1764331363756,"version":"build-2065373602"},"reference-count":33,"publisher":"MDPI AG","issue":"2","license":[{"start":{"date-parts":[[2025,5,29]],"date-time":"2025-05-29T00:00:00Z","timestamp":1748476800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"Ministry of Education, Culture, Research, and Technology under PFR-DRTPM","award":["094\/E5\/PG.02.00.PL\/2024"],"award-info":[{"award-number":["094\/E5\/PG.02.00.PL\/2024"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Cryptography"],"abstract":"<jats:p>The Ring Oscillator Physical Unclonable Function (RO-PUF) is a hardware security innovation that creates a secure and distinct identifier by utilizing the special physical properties of ring oscillators. Their unique response, low hardware overhead, and difficulty of reproduction are some of the security benefits that make them valuable in safe authentication systems. Numerous developments, such as temperature adjustment methods, aging mitigation, and better architecture and layout, have been created to increase its security, dependability, and efficiency. However, achieving the sacrifice metric makes it challenging to implement with additional complex circuits. This work focuses on stability improvement in terms of the reliability of the RO-PUF in enhanced challenge and response (CRP) by exploiting existing on-chip hard processors. This work establishes only ROs and their counters inside the chip. The built-in microprocessor performs the remaining process using the intermediary process of a Q factor and new frequency mapping. As a result, the reliability improves significantly to 95.8% compared to previous methods. The proper use of resources due to the limitation of on-chip resources has been emphasized by considering that a hard processor exists inside the new FPGA chip.<\/jats:p>","DOI":"10.3390\/cryptography9020036","type":"journal-article","created":{"date-parts":[[2025,5,29]],"date-time":"2025-05-29T09:47:34Z","timestamp":1748512054000},"page":"36","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Reliability Improvement of 28 nm Intel FPGA Ring Oscillator PUF for Chip Identification"],"prefix":"10.3390","volume":"9","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6052-3637","authenticated-orcid":false,"given":"Zulfikar","family":"Zulfikar","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Universitas Syiah Kuala, Jl. Teuku Nyak Arief, Darussalam, Banda Aceh 23111, Indonesia"}]},{"given":"Hubbul","family":"Walidainy","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Universitas Syiah Kuala, Jl. Teuku Nyak Arief, Darussalam, Banda Aceh 23111, Indonesia"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6869-924X","authenticated-orcid":false,"given":"Aulia","family":"Rahman","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Universitas Syiah Kuala, Jl. Teuku Nyak Arief, Darussalam, Banda Aceh 23111, Indonesia"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5740-1938","authenticated-orcid":false,"given":"Kahlil","family":"Muchtar","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Universitas Syiah Kuala, Jl. Teuku Nyak Arief, Darussalam, Banda Aceh 23111, Indonesia"}]}],"member":"1968","published-online":{"date-parts":[[2025,5,29]]},"reference":[{"key":"ref_1","doi-asserted-by":"crossref","unstructured":"Halak, B. (2018). Physically Unclonable Functions: From Basic Design Principles to Advanced Hardware Security Applications, Springer.","DOI":"10.1007\/978-3-319-76804-5"},{"key":"ref_2","doi-asserted-by":"crossref","unstructured":"Maes, R. (2013). Physically Unclonable Functions: Constructions, Properties and Applications, Springer Science & Business Media.","DOI":"10.1007\/978-3-642-41395-7"},{"key":"ref_3","doi-asserted-by":"crossref","first-page":"265","DOI":"10.1080\/19393555.2014.891281","article-title":"Implementation and analysis of ring oscillator PUFs on 60 nm Altera Cyclone FPGAs","volume":"22","author":"Feiten","year":"2013","journal-title":"Inf. Secur. J. Glob. Perspect."},{"key":"ref_4","doi-asserted-by":"crossref","unstructured":"Sahoo, D.P., Mukhopadhyay, D., and Chakraborty, R.S. (2013, January 9\u201311). Design of low area-overhead ring oscillator PUF with large challenge space. Proceedings of the 2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig), Cancun, Mexico.","DOI":"10.1109\/ReConFig.2013.6732277"},{"key":"ref_5","doi-asserted-by":"crossref","first-page":"100055","DOI":"10.1016\/j.memori.2023.100055","article-title":"Fault-tolerant reversible logic gate-based RO-PUF design","volume":"4","author":"Karmakar","year":"2023","journal-title":"Mem.-Mater. Devices Circuits Syst."},{"key":"ref_6","doi-asserted-by":"crossref","unstructured":"Zhu, Y., Fang, Y., Hu, X., and Yang, R. (2024, January 29\u201331). Design and FPGA Implementation of a Password Management System Utilizing RO PUF. Proceedings of the 2024 5th International Seminar on Artificial Intelligence, Networking and Information Technology (AINIT), Nanjang, China.","DOI":"10.1109\/AINIT61980.2024.10581776"},{"key":"ref_7","doi-asserted-by":"crossref","first-page":"104605","DOI":"10.1016\/j.mejo.2019.104605","article-title":"An ultra-low power, reconfigurable, aging resilient RO PUF for IoT applications","volume":"92","author":"Khan","year":"2019","journal-title":"Microelectron. J."},{"key":"ref_8","doi-asserted-by":"crossref","unstructured":"Abulibdeh, E., Saleh, H., Mohammad, B., Al-Qutayri, M., and Santikellur, P. (2024). Boosted PUF: Boosting Efficiency and Resilience in Configurable RO PUF for IoT Devices. TechRxiv.","DOI":"10.36227\/techrxiv.171172842.27972652\/v1"},{"key":"ref_9","doi-asserted-by":"crossref","unstructured":"Suh, G.E., and Devadas, S. (2007, January 4\u20138). Physical unclonable functions for device authentication and secret key generation. Proceedings of the DAC07: The 44th Design Automation Conference, San Diego, CA, USA.","DOI":"10.1145\/1278480.1278484"},{"key":"ref_10","doi-asserted-by":"crossref","unstructured":"Maiti, A., and Schaumont, P. (September, January 31). Improving the quality of a physical unclonable function using configurable ring oscillators. Proceedings of the 2009 International Conference on Field Programmable Logic and Applications, Prague, Czech Republic.","DOI":"10.1109\/FPL.2009.5272361"},{"key":"ref_11","doi-asserted-by":"crossref","first-page":"96","DOI":"10.1109\/TETC.2014.2316497","article-title":"Obtaining statistically random information from silicon physical unclonable functions","volume":"2","author":"Yin","year":"2014","journal-title":"IEEE Trans. Emerg. Top. Comput."},{"key":"ref_12","doi-asserted-by":"crossref","unstructured":"Giechaskiel, I., Rasmussen, K.B., and Eguro, K. (2018, January 4). Leaky Wires: Information Leakage and Covert Communication Between FPGA Long Wires. Proceedings of the 2018 on Asia Conference on Computer and Communications Security, Incheon, Republic of Korea.","DOI":"10.1145\/3196494.3196518"},{"key":"ref_13","doi-asserted-by":"crossref","unstructured":"Ikeda, M., Kang, H., and Iwamura, K. (2017, January 24\u201327). Direct challenge ring oscillator PUF (DC-ROPUF) with novel response selection. Proceedings of the 2017 IEEE 6th Global Conference on Consumer Electronics (GCCE), Las Vegas, NV, USA.","DOI":"10.1109\/GCCE.2017.8229280"},{"key":"ref_14","doi-asserted-by":"crossref","unstructured":"Zulfikar, Z., Soin, N., Wan Muhamad Hatta, S.F., Abu Talip, M.S., and Jaafar, A. (2021). Routing density analysis of area-efficient ring oscillator physically unclonable functions. Appl. Sci., 11.","DOI":"10.3390\/app11209730"},{"key":"ref_15","doi-asserted-by":"crossref","unstructured":"Merli, D., Stumpf, F., and Eckert, C. (2010, January 24). Improving the quality of ring oscillator PUFs on FPGAs. Proceedings of the 5th Workshop on Embedded Systems Security, Scottdale, AZ, USA.","DOI":"10.1145\/1873548.1873557"},{"key":"ref_16","doi-asserted-by":"crossref","unstructured":"Zulfikar, Z., Soin, N., Wan Muhamad Hatta, S.F., and Abu Talip, M.S. (2021). Runtime analysis of area-efficient uniform RO-PUF for uniqueness and reliability balancing. Electronics, 10.","DOI":"10.3390\/electronics10202504"},{"key":"ref_17","doi-asserted-by":"crossref","first-page":"333","DOI":"10.1109\/TIFS.2011.2165540","article-title":"A robust physical unclonable function with enhanced challenge-response set","volume":"7","author":"Maiti","year":"2011","journal-title":"IEEE Trans. Inf. Forensics Secur."},{"key":"ref_18","doi-asserted-by":"crossref","first-page":"174","DOI":"10.1109\/CJECE.2016.2521877","article-title":"A ring oscillator-based PUF with enhanced challenge-response pairs","volume":"39","author":"Delavar","year":"2016","journal-title":"Can. J. Electr. Comput. Eng."},{"key":"ref_19","doi-asserted-by":"crossref","unstructured":"Mart\u00ednez-Rodr\u00edguez, M.C., Rojas-Mu\u00f1oz, L.F., Camacho-Ruiz, E., S\u00e1nchez-Solano, S., and Brox, P. (2022). Efficient RO-PUF for generation of identifiers and keys in resource-constrained embedded systems. Cryptography, 6.","DOI":"10.20944\/preprints202209.0129.v1"},{"key":"ref_20","doi-asserted-by":"crossref","unstructured":"Zulfikar, Z., Soin, N., Hatta, S.W.M., Talip, M.S.A., and bin Jaafar, A. (2019, January 21\u201323). Uniformizing Routing Hotspots of Ring Oscillators on the Cyclone V FPGA for PUF Applications. Proceedings of the 2019 IEEE Regional Symposium on Micro and Nanoelectronics (RSM), Putrajaya, Malaysia.","DOI":"10.1109\/RSM46715.2019.8943529"},{"key":"ref_21","doi-asserted-by":"crossref","unstructured":"Feiten, L., Sauer, M., and Becker, B. (2017). Implementation of Delay-Based PUFs on Altera FPGAs. Hardware Security and Trust, Springer.","DOI":"10.1007\/978-3-319-44318-8_11"},{"key":"ref_22","doi-asserted-by":"crossref","first-page":"375","DOI":"10.1007\/s00145-010-9088-4","article-title":"Improved ring oscillator PUF: An FPGA-friendly secure primitive","volume":"24","author":"Maiti","year":"2011","journal-title":"J. Cryptol."},{"key":"ref_23","unstructured":"Lopes, R.H., Reid, I., and Hobson, P.R. (2007). The Two-Dimensional Kolmogorov-Smirnov Test, Proceedings of Science."},{"key":"ref_24","doi-asserted-by":"crossref","first-page":"55","DOI":"10.1016\/j.micpro.2016.02.005","article-title":"Improved ring oscillator PUF on FPGA and its properties","volume":"47","year":"2016","journal-title":"Microprocess. Microsyst."},{"key":"ref_25","doi-asserted-by":"crossref","first-page":"581","DOI":"10.1007\/s10836-019-05829-5","article-title":"Novel randomized placement for FPGA based robust ROPUF with improved uniqueness","volume":"35","author":"Chauhan","year":"2019","journal-title":"J. Electron. Test."},{"key":"ref_26","doi-asserted-by":"crossref","first-page":"161427","DOI":"10.1109\/ACCESS.2020.3021205","article-title":"Configurable ring oscillator PUF using hybrid logic gates","volume":"8","author":"Deng","year":"2020","journal-title":"IEEE Access"},{"key":"ref_27","doi-asserted-by":"crossref","unstructured":"Maiti, A., Gunreddy, V., and Schaumont, P. (2013). A systematic method to evaluate and compare the performance of physical unclonable functions. Embedded Systems Design with FPGAs, Springer.","DOI":"10.1007\/978-1-4614-1362-2_11"},{"key":"ref_28","doi-asserted-by":"crossref","unstructured":"Abulibdeh, E., Saleh, H., Mohammad, B., Al-Qutayri, M., and Hussain, A. (2025). Kernel-based response extraction approach for efficient configurable ring oscillator PUF. Sci. Rep., 15.","DOI":"10.1038\/s41598-025-89769-5"},{"key":"ref_29","doi-asserted-by":"crossref","unstructured":"Hsieh, M.-H., Huang, Y.-C., Yew, T.-Y., Wang, W., and Lee, Y.-H. (2015, January 13\u201323). The impact and implication of BTI\/HCI decoupling on ring oscillator. Proceedings of the 2015 IEEE International Reliability Physics Symposium, Monterey, CA, USA.","DOI":"10.1109\/IRPS.2015.7112758"},{"key":"ref_30","doi-asserted-by":"crossref","first-page":"571","DOI":"10.1007\/s10836-018-5745-6","article-title":"Impact of aging on the reliability of delay PUFs","volume":"34","author":"Karimi","year":"2018","journal-title":"J. Electron. Test."},{"key":"ref_31","doi-asserted-by":"crossref","first-page":"1854","DOI":"10.1109\/TVLSI.2013.2279875","article-title":"The impact of aging on a physical unclonable function","volume":"22","author":"Maiti","year":"2013","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref_32","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1155\/2012\/168961","article-title":"Implementation of ring-oscillators-based physical unclonable functions with independent bits in the response","volume":"2012","author":"Bernard","year":"2012","journal-title":"Int. J. Reconfig. Comput."},{"key":"ref_33","doi-asserted-by":"crossref","unstructured":"Xin, X., Kaps, J.-P., and Gaj, K. (September, January 31). A configurable ring-oscillator-based PUF for Xilinx FPGAs. Proceedings of the 2011 14th Euromicro Conference on Digital System Design, Oulu, Finland.","DOI":"10.1109\/DSD.2011.88"}],"container-title":["Cryptography"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/2410-387X\/9\/2\/36\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,9]],"date-time":"2025-10-09T17:43:18Z","timestamp":1760031798000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/2410-387X\/9\/2\/36"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,29]]},"references-count":33,"journal-issue":{"issue":"2","published-online":{"date-parts":[[2025,6]]}},"alternative-id":["cryptography9020036"],"URL":"https:\/\/doi.org\/10.3390\/cryptography9020036","relation":{},"ISSN":["2410-387X"],"issn-type":[{"type":"electronic","value":"2410-387X"}],"subject":[],"published":{"date-parts":[[2025,5,29]]}}}