{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,28]],"date-time":"2025-11-28T12:02:31Z","timestamp":1764331351553,"version":"build-2065373602"},"reference-count":42,"publisher":"MDPI AG","issue":"3","license":[{"start":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T00:00:00Z","timestamp":1751328000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100002347","name":"German Federal Ministry of Education and Research project VE-VIDES","doi-asserted-by":"publisher","award":["16ME0253"],"award-info":[{"award-number":["16ME0253"]}],"id":[{"id":"10.13039\/501100002347","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Cryptography"],"abstract":"<jats:p>We present the first implementation of an FPGA-based PUF that leverages the usually contradictory requirements of stability and response time. Many state-of-the-art implementations of PUFs are either slow with a low error rate, like the ring oscillator-PUF, or fast with a higher error rate, like the arbiter-PUF. The presented implementation of an eye-opening PUF uses the phase-integrating effect of a ring oscillator to realize the shortest possible response for the required stability of the readout. This principle also allows for new automatic detection of unstable bits based on counting the number of oscillations required until an arbitration is conducted. This first implementation of an eye-opening PUF reduces the bit error rate to a number under our measurement limits, while the readout time is simultaneously kept as low as \u22641.54 \u03bcs, with an average of 0.85 \u03bcs. In addition, environmental temperature changes are evaluated, and methods for limiting these effects are discussed.<\/jats:p>","DOI":"10.3390\/cryptography9030047","type":"journal-article","created":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T10:45:08Z","timestamp":1751366708000},"page":"47","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["The Eye-Opening Arbiter-PUF FPGA Implementation with Auto Error Detection"],"prefix":"10.3390","volume":"9","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2575-2829","authenticated-orcid":false,"given":"Holger","family":"Mandry","sequence":"first","affiliation":[{"name":"Institute of Microelectronics, University of Ulm, 89081 Ulm, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Julian","family":"Spiess","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, University of Ulm, 89081 Ulm, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0715-2301","authenticated-orcid":false,"given":"Bjoern","family":"Driemeyer","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, University of Ulm, 89081 Ulm, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2125-7812","authenticated-orcid":false,"given":"Joachim","family":"Becker","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, University of Ulm, 89081 Ulm, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3547-1596","authenticated-orcid":false,"given":"Maurits","family":"Ortmanns","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, University of Ulm, 89081 Ulm, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"1968","published-online":{"date-parts":[[2025,7,1]]},"reference":[{"key":"ref_1","doi-asserted-by":"crossref","unstructured":"Gao, S., Iu, H.H.C., Erkan, U., Simsek, C., Toktas, A., Cao, Y., Wu, R., Mou, J., Li, Q., and Wang, C. (2025). A 3D memristive cubic map with dual discrete memristors: Design, implementation, and application in image encryption. IEEE Trans. Circuits Syst. Video Technol.","DOI":"10.1109\/TCSVT.2025.3545868"},{"key":"ref_2","doi-asserted-by":"crossref","first-page":"18115","DOI":"10.1109\/JIOT.2025.3540097","article-title":"A Parallel Color Image Encryption Algorithm Based on a 2D Logistic-Rulkov Neuron Map","volume":"12","author":"Gao","year":"2025","journal-title":"IEEE Internet Things J."},{"key":"ref_3","doi-asserted-by":"crossref","unstructured":"Maes, R., and Verbauwhede, I. (2010). Physically unclonable functions: A study on the state of the art and future research directions. Towards Hardware-Intrinsic Security: Foundations and Practice, Springer.","DOI":"10.1007\/978-3-642-14452-3_1"},{"key":"ref_4","doi-asserted-by":"crossref","first-page":"1468","DOI":"10.1109\/TIFS.2018.2791341","article-title":"Spatial correlation analysis on physical unclonable functions","volume":"13","author":"Wilde","year":"2018","journal-title":"IEEE Trans. Inf. Forensics Secur."},{"key":"ref_5","doi-asserted-by":"crossref","first-page":"3958","DOI":"10.1109\/TIFS.2021.3089854","article-title":"A SC PUF standard cell used for key generation and anti-invasive-attack protection","volume":"16","author":"Zhang","year":"2021","journal-title":"IEEE Trans. Inf. Forensics Secur."},{"key":"ref_6","doi-asserted-by":"crossref","unstructured":"Alvarez, A., Zhao, W., and Alioto, M. (2015, January 22\u201326). 14.3 15fJ\/b static physically unclonable functions for secure chip identification with <2% native bit instability and 140\u00d7 Inter\/Intra PUF hamming distance separation in 65 nm. Proceedings of the 2015 IEEE International Solid-State Circuits Conference-(ISSCC) Digest of Technical Papers, Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2015.7063023"},{"key":"ref_7","doi-asserted-by":"crossref","first-page":"98","DOI":"10.1109\/JSSC.2019.2938133","article-title":"A self-regulated and reconfigurable CMOS physically unclonable function featuring zero-overhead stabilization","volume":"55","author":"Li","year":"2019","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_8","doi-asserted-by":"crossref","first-page":"280","DOI":"10.1109\/TCSI.2022.3217992","article-title":"A Highly Stable Physically Unclonable Function Using Algorithm-Based Mismatch Hardening Technique in 28-nm CMOS","volume":"70","author":"Yang","year":"2022","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"ref_9","doi-asserted-by":"crossref","unstructured":"Hesselbarth, R., Wilde, F., Gu, C., and Hanley, N. (May, January 30). Large scale RO PUF analysis over slice type, evaluation time and temperature on 28nm Xilinx FPGAs. Proceedings of the 2018 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), Washington, DC, USA.","DOI":"10.1109\/HST.2018.8383900"},{"key":"ref_10","doi-asserted-by":"crossref","unstructured":"Majzoobi, M., Koushanfar, F., and Devadas, S. (2010, January 12\u201315). FPGA PUF using programmable delay lines. Proceedings of the 2010 IEEE International Workshop on Information Forensics and Security, Seattle, WA, USA.","DOI":"10.1109\/WIFS.2010.5711471"},{"key":"ref_11","doi-asserted-by":"crossref","unstructured":"Chen, Q., Csaba, G., Lugli, P., Schlichtmann, U., and R\u00fchrmair, U. (2011, January 5\u20136). The bistable ring PUF: A new architecture for strong physical unclonable functions. Proceedings of the 2011 IEEE International Symposium on Hardware-Oriented Security and Trust, San Diego, CA, USA.","DOI":"10.1109\/HST.2011.5955011"},{"key":"ref_12","doi-asserted-by":"crossref","first-page":"71","DOI":"10.1109\/TCAD.2023.3301386","article-title":"Design Guidelines and Feedback Structure of Ring Oscillator PUF for Performance Improvement","volume":"43","author":"Huang","year":"2023","journal-title":"IEEE Trans.-Comput.-Aided Des. Integr. Circuits Syst."},{"key":"ref_13","unstructured":"Herkle, A. (2023). Techniques to Enhance the Reliability of Delay-Based Physical Unclonable Functions. [Ph.D. Thesis, Universit\u00e4t Ulm]."},{"key":"ref_14","doi-asserted-by":"crossref","first-page":"1200","DOI":"10.1109\/TVLSI.2005.859470","article-title":"Extracting secret keys from integrated circuits","volume":"13","author":"Lim","year":"2005","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref_15","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3053681","article-title":"Improved reliability of FPGA-based PUF identification generator design","volume":"10","author":"Gu","year":"2017","journal-title":"ACM Trans. Reconfigurable Technol. Syst. (TRETS)"},{"key":"ref_16","doi-asserted-by":"crossref","first-page":"1876","DOI":"10.1109\/TIFS.2013.2279798","article-title":"PUF modeling attacks on simulated and silicon data","volume":"8","author":"Sehnke","year":"2013","journal-title":"IEEE Trans. Inf. Forensics Secur."},{"key":"ref_17","doi-asserted-by":"crossref","unstructured":"Herkle, A., Mandry, H., Becker, J., and Ortmanns, M. (2019, January 5\u201310). In-depth analysis and enhancements of RO-PUFs with a partial reconfiguration framework on Xilinx Zynq-7000 SoC FPGAs. Proceedings of the 2019 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), McLean, VA, USA.","DOI":"10.1109\/HST.2019.8740832"},{"key":"ref_18","first-page":"1","article-title":"An efficient ring oscillator PUF using programmable delay units on FPGA","volume":"29","author":"Cui","year":"2023","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"key":"ref_19","doi-asserted-by":"crossref","unstructured":"Cherif, Z., Danger, J.L., Guilley, S., and Bossuet, L. (2012, January 5\u20138). An easy-to-design PUF based on a single oscillator: The loop PUF. Proceedings of the 2012 15th Euromicro Conference on Digital System Design, Izmir, Turkey.","DOI":"10.1109\/DSD.2012.22"},{"key":"ref_20","doi-asserted-by":"crossref","unstructured":"Tebelmann, L., Danger, J.L., and Pehl, M. (2020, January 1\u20133). Self-secured PUF: Protecting the loop PUF by masking. Proceedings of the International Workshop on Constructive Side-Channel Analysis and Secure Design, Lugano, Switzerland.","DOI":"10.1007\/978-3-030-68773-1_14"},{"key":"ref_21","doi-asserted-by":"crossref","first-page":"30","DOI":"10.1109\/TETC.2013.2287182","article-title":"A PUF based on a transient effect ring oscillator and insensitive to locking phenomenon","volume":"2","author":"Bossuet","year":"2013","journal-title":"IEEE Trans. Emerg. Top. Comput."},{"key":"ref_22","doi-asserted-by":"crossref","unstructured":"Della Sala, R., Bellizia, D., and Scotti, G. (2021). A novel ultra-compact fpga puf: The dd-puf. Cryptography, 5.","DOI":"10.3390\/cryptography5030023"},{"key":"ref_23","doi-asserted-by":"crossref","first-page":"138","DOI":"10.1109\/LSSC.2018.2879216","article-title":"A method to improve reliability in a 65-nm SRAM PUF array","volume":"1","author":"Shifman","year":"2018","journal-title":"IEEE Solid-State Circuits Lett."},{"key":"ref_24","doi-asserted-by":"crossref","first-page":"502","DOI":"10.1109\/ISSCC42613.2021.9365942","article-title":"36.3 A modeling attack resilient strong PUF with feedback-SPN structure having <0.73% bit error rate through in-cell hot-carrier injection burn-in","volume":"Volume 64","author":"Liu","year":"2021","journal-title":"Proceedings of the 2021 IEEE International Solid-State Circuits Conference (ISSCC)"},{"key":"ref_25","unstructured":"M\u00fcelich, S., Puchinger, S., Bossert, M., Hiller, M., and Sigl, G. (2014). Error correction for physical unclonable functions using generalized concatenated codes. arXiv."},{"key":"ref_26","doi-asserted-by":"crossref","first-page":"12644","DOI":"10.1109\/ACCESS.2022.3146989","article-title":"A new helper data scheme for soft-decision decoding of binary physical unclonable functions","volume":"10","author":"Fischer","year":"2022","journal-title":"IEEE Access"},{"key":"ref_27","doi-asserted-by":"crossref","unstructured":"Maes, R., Van Herrewege, A., and Verbauwhede, I. (2012, January 9\u201312). PUFKY: A fully functional PUF-based cryptographic key generator. Proceedings of the Cryptographic Hardware and Embedded Systems\u2013CHES 2012: 14th International Workshop, Leuven, Belgium. Proceedings 14.","DOI":"10.1007\/978-3-642-33027-8_18"},{"key":"ref_28","doi-asserted-by":"crossref","unstructured":"Herkle, A., Becker, J., and Ortmanns, M. (2018, January 27\u201330). An arbiter PUF employing eye-opening oscillation for improved noise suppression. Proceedings of the 2018 IEEE International Symposium on Circuits and Systems (ISCAS), Florence, Italy.","DOI":"10.1109\/ISCAS.2018.8351361"},{"key":"ref_29","doi-asserted-by":"crossref","unstructured":"Yoshioka, K., and Ishikuro, H. (2014, January 22\u201326). A 13b SAR ADC with eye-opening VCO based comparator. Proceedings of the ESSCIRC 2014-40th European Solid State Circuits Conference (ESSCIRC), Venice, Italy.","DOI":"10.1109\/ESSCIRC.2014.6942109"},{"key":"ref_30","doi-asserted-by":"crossref","first-page":"52","DOI":"10.1109\/MSSC.2014.2313714","article-title":"Measuring a Small Number of Samples, and the 3v Fallacy: Shedding Light on Confidence and Error Intervals","volume":"6","author":"Schmid","year":"2014","journal-title":"IEEE Solid-State Circuits Mag."},{"key":"ref_31","doi-asserted-by":"crossref","unstructured":"Rioul, O., Sol\u00e9, P., Guilley, S., and Danger, J.L. (2016, January 10\u201315). On the entropy of physically unclonable functions. Proceedings of the 2016 IEEE International Symposium on Information Theory (ISIT), Barcelona, Spain.","DOI":"10.1109\/ISIT.2016.7541835"},{"key":"ref_32","doi-asserted-by":"crossref","unstructured":"Maiti, A., Gunreddy, V., and Schaumont, P. (2013). A systematic method to evaluate and compare the performance of physical unclonable functions. Embedded Systems Design with FPGAs, Springer.","DOI":"10.1007\/978-1-4614-1362-2_11"},{"key":"ref_33","doi-asserted-by":"crossref","first-page":"2208","DOI":"10.1109\/JSSC.2022.3157811","article-title":"A BER-Suppressed PUF With an Amplification of Process Mismatch Effect in an Oscillator Collapse Topology","volume":"57","author":"Park","year":"2022","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_34","doi-asserted-by":"crossref","unstructured":"Lee, J., Lee, D., Lee, Y., and Lee, Y. (2018, January 11\u201315). A 445F 2 leakage-based physically unclonable function with lossless stabilization through remapping for IoT security. Proceedings of the 2018 IEEE International Solid-State Circuits Conference-(ISSCC), San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2018.8310219"},{"key":"ref_35","doi-asserted-by":"crossref","unstructured":"Marchand, C., Bossuet, L., and Cherkaoui, A. (2016, January 11\u201313). Design and characterization of the TERO-PUF on SRAM FPGAs. Proceedings of the 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), Pittsburgh, PA, USA.","DOI":"10.1109\/ISVLSI.2016.18"},{"key":"ref_36","doi-asserted-by":"crossref","unstructured":"Mandry, H., M\u00fcelich, S., Becker, J., Fischer, R.F., and Ortmanns, M. (2021, January 22\u201328). Using polynomial interpolation for reproducing multi-valued responses of physical unclonable functions on fpgas. Proceedings of the 2021 IEEE International Symposium on Circuits and Systems (ISCAS), Daegu, Republic of Korea.","DOI":"10.1109\/ISCAS51556.2021.9401501"},{"key":"ref_37","doi-asserted-by":"crossref","unstructured":"Tebelmann, L., Pehl, M., and Immler, V. (2019, January 3\u20135). Side-channel analysis of the TERO PUF. Proceedings of the Constructive Side-Channel Analysis and Secure Design: 10th International Workshop, COSADE 2019, Darmstadt, Germany. Proceedings 10.","DOI":"10.1007\/978-3-030-16350-1_4"},{"key":"ref_38","doi-asserted-by":"crossref","unstructured":"Suh, G.E., and Devadas, S. (2007, January 4\u20138). Physical unclonable functions for device authentication and secret key generation. Proceedings of the 44th Annual Design Automation Conference, San Diego, CA, USA.","DOI":"10.1109\/DAC.2007.375043"},{"key":"ref_39","doi-asserted-by":"crossref","unstructured":"Adel, M.J., Rezayati, M.H., Moaiyeri, M.H., Amirany, A., and Jafari, K. (2024). A robust deep learning attack immune MRAM-based physical unclonable function. Sci. Rep., 14.","DOI":"10.1038\/s41598-024-71730-7"},{"key":"ref_40","doi-asserted-by":"crossref","unstructured":"Mursi, K.T., Thapaliya, B., Zhuang, Y., Aseeri, A.O., and Alkatheiri, M.S. (2020). A fast deep learning method for security vulnerability study of XOR PUFs. Electronics, 9.","DOI":"10.3390\/electronics9101715"},{"key":"ref_41","doi-asserted-by":"crossref","unstructured":"Danger, J.L., Guilley, S., Pehl, M., Senni, S., and Souissi, Y. (2021, January 22\u201323). Highly reliable PUFs for embedded systems, protected against tampering. Proceedings of the International Conference on Industrial Networks and Intelligent Systems, Hanoi, Vietnam.","DOI":"10.1007\/978-3-030-77424-0_14"},{"key":"ref_42","doi-asserted-by":"crossref","unstructured":"He, J., Song, G., Zhang, Q., Wang, X., Liu, Y., Li, Y., Ye, M., and Zhao, Y. (2025). A Weak-PUF-Assisted Strong PUF with Inherent Security Using Metastability Implemented on FPGAs. Electronics, 14.","DOI":"10.3390\/electronics14051007"}],"container-title":["Cryptography"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/2410-387X\/9\/3\/47\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,9]],"date-time":"2025-10-09T18:02:36Z","timestamp":1760032956000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/2410-387X\/9\/3\/47"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7,1]]},"references-count":42,"journal-issue":{"issue":"3","published-online":{"date-parts":[[2025,9]]}},"alternative-id":["cryptography9030047"],"URL":"https:\/\/doi.org\/10.3390\/cryptography9030047","relation":{},"ISSN":["2410-387X"],"issn-type":[{"type":"electronic","value":"2410-387X"}],"subject":[],"published":{"date-parts":[[2025,7,1]]}}}