{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,24]],"date-time":"2026-01-24T12:57:09Z","timestamp":1769259429549,"version":"3.49.0"},"reference-count":64,"publisher":"MDPI AG","issue":"1","license":[{"start":{"date-parts":[[2026,1,21]],"date-time":"2026-01-21T00:00:00Z","timestamp":1768953600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/100019600","name":"Hanoi University of Science and Technology","doi-asserted-by":"crossref","award":["T2024-PC-029"],"award-info":[{"award-number":["T2024-PC-029"]}],"id":[{"id":"10.13039\/100019600","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Data"],"abstract":"<jats:p>High-speed data acquisition systems based on field-programmable gate arrays (FPGAs) often face synchronization challenges when interfacing with commercial analog-to-digital converters (ADCs), particularly under constrained hardware routing conditions and vendor-specific clocking assumptions. This work presents a vendor-independent FPGA\u2013ADC synchronization architecture that enables reliable and repeatable high-speed data acquisition without relying on clock-capable input resources. Clock and frame signals are internally reconstructed and phase-aligned within the FPGA using mixed-mode clock management (MMCM) and input serializer\/deserializer (ISERDES) resources, enabling time-sequential phase observation without the need for parallel snapshot or delay-line structures. Rather than targeting absolute metrological limits, the proposed approach emphasizes a reproducible and transparent data acquisition methodology applicable across heterogeneous FPGA\u2013ADC platforms, in which clock synchronization is treated as a system-level design parameter affecting digital interface timing integrity and data reproducibility. Experimental validation using a custom Kintex-7 (XC7K325T) FPGA and an AFE7225 ADC demonstrates stable synchronization at sampling rates of up to 125 MS\/s, with frequency-offset tolerance determined by the phase-tracking capability of the internal MMCM-based alignment loop. Consistent signal acquisition is achieved over the 100 kHz\u201320 MHz frequency range. The measured interface level timing uncertainty remains below 10 ps RMS, confirming robust clock and frame alignment. Meanwhile, the observed signal-to-noise ratio (SNR) performance, exceeding 80 dB, reflects the phase\u2013noise-limited measurement quality of the system. The proposed architecture provides a cost-effective, scalable, and reproducible solution for experimental and research-oriented FPGA-based data acquisition systems operating under practical hardware constraints.<\/jats:p>","DOI":"10.3390\/data11010023","type":"journal-article","created":{"date-parts":[[2026,1,21]],"date-time":"2026-01-21T13:59:54Z","timestamp":1769003994000},"page":"23","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A Reproducible FPGA\u2013ADC Synchronization Architecture for High-Speed Data Acquisition"],"prefix":"10.3390","volume":"11","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-6816-395X","authenticated-orcid":false,"given":"Van Muoi","family":"Ngo","sequence":"first","affiliation":[{"name":"Laboratory of Precision Engineering and Smart Measurement, School of Mechanical Engineering, Hanoi University of Science and Technology, Hanoi 100000, Vietnam"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7719-6660","authenticated-orcid":false,"given":"Thanh Dong","family":"Nguyen","sequence":"additional","affiliation":[{"name":"Laboratory of Precision Engineering and Smart Measurement, School of Mechanical Engineering, Hanoi University of Science and Technology, Hanoi 100000, Vietnam"}]}],"member":"1968","published-online":{"date-parts":[[2026,1,21]]},"reference":[{"key":"ref_1","unstructured":"Fraden, J. (2004). Handbook of Modern Sensors: Physics, Designs, and Applications, Springer. [3rd ed.]."},{"key":"ref_2","doi-asserted-by":"crossref","unstructured":"Webster, J.G. (1999). The Measurement, Instrumentation, and Sensors Handbook, CRC Press.","DOI":"10.1201\/9781003040019"},{"key":"ref_3","unstructured":"Proakis, J.G., and Manolakis, D.G. (1996). Digital Signal Processing: Principles, Algorithms, and Applications, Prentice Hall. [3rd ed.]."},{"key":"ref_4","unstructured":"Oppenheim, A.V., and Schafer, R.W. (2014). Discrete-Time Signal Processing, Pearson. [3rd ed.]."},{"key":"ref_5","unstructured":"Haykin, S. (2014). Adaptive Filter Theory, Pearson. [5th ed.]."},{"key":"ref_6","first-page":"1592","article-title":"Design of Data Acquisition System Based on FPGA","volume":"403\u2013408","author":"Xu","year":"2012","journal-title":"Adv. Mater. Res."},{"key":"ref_7","doi-asserted-by":"crossref","first-page":"135","DOI":"10.1561\/1000000005","article-title":"FPGA Architecture: Survey and Challenges","volume":"2","author":"Kuon","year":"2007","journal-title":"Found. Trends Electron. Des. Autom."},{"key":"ref_8","doi-asserted-by":"crossref","unstructured":"Meyer-Baese, U. (2014). Digital Signal Processing with Field Programmable Gate Arrays, Springer.","DOI":"10.1007\/978-3-642-45309-0"},{"key":"ref_9","unstructured":"Wojciechowski, A.A., Tatara, T., Kami\u0144ski, T., and Kulesza, Z. (2017). Synchronization of Data Acquisition Systems for the Purpose of Structural Health Monitoring. Sensors, 17."},{"key":"ref_10","doi-asserted-by":"crossref","unstructured":"Huang, W., Fang, Y., Liu, H., and Zhang, X. (2023, January 28\u201331). Design of 16-Channel High-Speed Synchronous Data Acquisition System. Proceedings of the 2023 IEEE AUTOTESTCON, National Harbor, MD, USA.","DOI":"10.1109\/AUTOTESTCON47464.2023.10296343"},{"key":"ref_11","doi-asserted-by":"crossref","unstructured":"Tsoeunyane, L., Winberg, S., and Inggs, M. (2018). Automatic Configurable Hardware Code Generation for Software-Defined Radios. Computers, 7.","DOI":"10.3390\/computers7040053"},{"key":"ref_12","doi-asserted-by":"crossref","unstructured":"Berrazueta-Mena, D., and Navas, B. (2025). AHA: Design and Evaluation of Compute-Intensive Hardware Accelerators for AMD-Xilinx Zynq SoCs Using HLS IP Flow. Computers, 14.","DOI":"10.3390\/computers14050189"},{"key":"ref_13","doi-asserted-by":"crossref","first-page":"8481","DOI":"10.1109\/TIE.2024.3525139","article-title":"FPGA-Based Design of Multipoint Parallel EMD for Anomaly Detection in Acquisition System","volume":"72","author":"Li","year":"2025","journal-title":"IEEE Trans. Ind. Electron."},{"key":"ref_14","unstructured":"Sarkar, A., Chakrabarty, J., and Althaf, M.S. (March, January 29). Implementation of Serial FPDP and 10G Ethernet in an FPGA-Based Real-Time Embedded Hardware. Proceedings of the IEEE Wireless Antenna and Microwave Symposium (WAMS), Visakhapatnam, India."},{"key":"ref_15","doi-asserted-by":"crossref","first-page":"100639","DOI":"10.1016\/j.rineng.2022.100639","article-title":"Comparison Study of Hardware Architectures Performance between FPGA and DSP Processors for Implementing Digital Signal Processing Algorithms: Application of FIR Digital Filter","volume":"16","author":"Diouri","year":"2022","journal-title":"Results Eng."},{"key":"ref_16","doi-asserted-by":"crossref","first-page":"29639","DOI":"10.1364\/OE.455747","article-title":"Spatio-Temporal Joint Over-Sampling-Downsampling Technique for Ultra-High Resolution Fiber Optic Distributed Acoustic Sensing","volume":"30","author":"Li","year":"2022","journal-title":"Opt. Express"},{"key":"ref_17","doi-asserted-by":"crossref","first-page":"538597","DOI":"10.5402\/2012\/538597","article-title":"Sigma-Delta Modulation Based Digital Filter Design Techniques in FPGA","volume":"2012","author":"Memon","year":"2012","journal-title":"ISRN Electron."},{"key":"ref_18","unstructured":"Ortega, E., Mart\u00ednez, A., Oliva, A., Sanz, F., Rodr\u00edguez, O., Prieto, M., Parra, P., da Silva, A., and S\u00e1nchez, S. (2024). A Digital Beamforming Receiver Architecture Implemented on an FPGA for Space Applications. arXiv."},{"key":"ref_19","doi-asserted-by":"crossref","first-page":"30","DOI":"10.1016\/j.vlsi.2019.05.006","article-title":"Design and Implementation of a Digital Down\/Up Conversion Directly from\/to RF Channels in HDL","volume":"68","author":"Motta","year":"2019","journal-title":"Integration"},{"key":"ref_20","doi-asserted-by":"crossref","unstructured":"Meng, C., Xu, C., and Liao, J. (2024). Research on Clock Synchronization of Data Acquisition Based on NoC. Appl. Sci., 14.","DOI":"10.3390\/app14114838"},{"key":"ref_21","doi-asserted-by":"crossref","unstructured":"Teng, F., Yang, W., Yan, J., Ma, H., Jiao, Y., and Gao, Z. (2023). A Parallel Solution of Timing Synchronization in High-Speed Remote Sensing Data Transmission. Remote Sens., 15.","DOI":"10.3390\/rs15133347"},{"key":"ref_22","doi-asserted-by":"crossref","first-page":"111880","DOI":"10.1016\/j.sna.2020.111880","article-title":"19-Picometer Mechanical Step Displacement Measurement Using Heterodyne Interferometer with Phase-Locked Loop and Piezoelectric Driving Flexure-Stage","volume":"304","author":"Nguyen","year":"2020","journal-title":"Sens. Actuators A Phys."},{"key":"ref_23","doi-asserted-by":"crossref","first-page":"8478","DOI":"10.1364\/AO.400682","article-title":"10-pm-Order Mechanical Displacement Measurements Using Heterodyne Interferometry","volume":"59","author":"Nguyen","year":"2020","journal-title":"Appl. Opt."},{"key":"ref_24","doi-asserted-by":"crossref","first-page":"JAMDSM0107","DOI":"10.1299\/jamdsm.2018jamdsm0107","article-title":"Detection Principle and Verification of Non-Contact Displacement Meter with Picometer Resolution","volume":"12","author":"Tamiya","year":"2018","journal-title":"J. Adv. Mech. Des. Syst. Manuf."},{"key":"ref_25","doi-asserted-by":"crossref","unstructured":"Sun, Y., Li, W., Xing, X., Wang, J., Hu, P., and Tan, J. (2024). A Picometre-Level Resolution Test Method without Nonlinearity for Heterodyne Interferometer Measurement Electronics. Photonics, 11.","DOI":"10.3390\/photonics11040331"},{"key":"ref_26","unstructured":"K\u00f6chert, P., Fl\u00fcgge, J., Weichert, C., K\u00f6ning, R., and Manske, E. (2011, January 12\u201314). A Fast Phasemeter for Interferometric Applications with an Accuracy in the Picometer Regime. Proceedings of the 10th IMEKO TC14 Symposium on Laser Metrology for Precision Measurement and Inspection in Industry, Braunschweig, Germany. Available online: https:\/\/imeko.net\/publications\/tc14-2011\/IMEKO-TC14-2011-34.pdf."},{"key":"ref_27","doi-asserted-by":"crossref","first-page":"1015","DOI":"10.1007\/s11340-023-00970-x","article-title":"Stability and Resolution of a Conventional Displacement Measuring Heterodyne Interferometer Using a Single Phase-Locked Loop","volume":"63","author":"Nguyen","year":"2023","journal-title":"Exp. Mech."},{"key":"ref_28","doi-asserted-by":"crossref","unstructured":"Dong, N.T., Tai, N.T., Hoang, D.V., Mai, N.T.P., and Tung, V.T. (2022). Sub-Nanometer Displacement Measurement Using Heterodyne Interferometer and Down-Beat Frequency Technique. The AUN\/SEED-Net Joint Regional Conference in Transportation, Energy, and Mechanical Manufacturing Engineering, Proceedings of the International Conference on Emerging Applications in Engineering and Technology, Daman, India, 29\u201330 December 2022, Springer.","DOI":"10.1007\/978-981-19-1968-8_98"},{"key":"ref_29","doi-asserted-by":"crossref","unstructured":"Choi, S., Yang, H., Noh, Y., Kim, G., Kwon, E., and Yoo, H. (2024). FPGA-Based Multi-Channel Real-Time Data Acquisition System. Electronics, 13.","DOI":"10.3390\/electronics13152950"},{"key":"ref_30","unstructured":"Texas Instruments (2025, January 14). ADS42LB49 Datasheet, SLLSBO4. Available online: https:\/\/www.ti.com\/lit\/ds\/symlink\/ads42lb49.pdf."},{"key":"ref_31","unstructured":"Texas Instruments (2025, January 14). AFE7225 Datasheet, SLWS233. Available online: https:\/\/www.ti.com\/lit\/ds\/symlink\/afe7225.pdf."},{"key":"ref_32","unstructured":"Defossez, M. (2025, March 06). Serial LVDS High-Speed ADC Interface XAPP524 (v1.1). Xilinx Application Note. Available online: https:\/\/docs.amd.com\/v\/u\/en-US\/xapp524-serial-lvds-adc-interface."},{"key":"ref_33","unstructured":"Texas Instruments (2025, January 14). High-Speed Data Converter Pro User\u2019s Guide, SLWU087E. Available online: https:\/\/www.ti.com\/lit\/ug\/slwu087e\/slwu087e.pdf."},{"key":"ref_34","unstructured":"Texas Instruments (2025, January 14). AFE7225 Evaluation Module User\u2019s Guide, SLOU362. Available online: https:\/\/www.ti.com\/lit\/ug\/slou362\/slou362.pdf."},{"key":"ref_35","unstructured":"Texas Instruments (2025, January 14). ADS42LB49 Evaluation Module User\u2019s Guide, SLAU465A. Available online: https:\/\/www.ti.com\/lit\/ug\/slau465a\/slau465a.pdf."},{"key":"ref_36","unstructured":"(2025, March 06). KCU105 Evaluation Board. Available online: https:\/\/www.xilinx.com\/products\/boards-and-kits\/kcu105.html#documentation."},{"key":"ref_37","unstructured":"(2025, March 06). TSW1400EVM by Texas Instruments. Available online: https:\/\/octopart.com\/tsw1400evm-texas+instruments-22269695."},{"key":"ref_38","first-page":"7000110","article-title":"Design of an FPGA-Based High-Speed Data Acquisition System for Frequency Scanning Interferometry Long-Range Measurement","volume":"3","author":"Sivanathan","year":"2023","journal-title":"IEEE Open J. Instrum. Meas."},{"key":"ref_39","unstructured":"Poshala, P., and Shetty, P. (2014). Synchronizing the Giga-Sample ADCs Interfaced with Multiple FPGAs. Application Report SLAA643, Texas Instruments. Available online: https:\/\/www.ti.com\/lit\/pdf\/slaa643."},{"key":"ref_40","doi-asserted-by":"crossref","unstructured":"Wojciechowski, A.A. (2024). A Proof-of-Concept FPGA-Based Clock Signal Phase Alignment System. Electronics, 13.","DOI":"10.3390\/electronics13163295"},{"key":"ref_41","unstructured":"Long, B.T. (2025). Hardware Synchronization of High-Speed ADC and Custom Low-Cost FPGA for Phase Meter of Small Displacement Heterodyne Interferometry. Proceedings of the 4th Annual International Conference on Material, Machines, and Methods for Sustainable Development (MMMS 2024), Da Nang, Vietnam, 18\u201321 September 2024, Springer. Lecture Notes in Mechanical Engineering."},{"key":"ref_42","doi-asserted-by":"crossref","unstructured":"Melo, R.A., and Valinoti, B. (2019, January 10\u201312). Serial QDR LVDS High-Speed ADCs on Xilinx Series 7 FPGAs. Proceedings of the 2019 X Southern Conference on Programmable Logic (SPL), Buenos Aires, Argentina.","DOI":"10.1109\/SPL.2019.8714369"},{"key":"ref_43","unstructured":"Zhang, Q., Chen, Y., Su, Y., Ye, F., and Ren, J. (2014, January 28\u201331). A Testing System for High-Speed Multi-Channel ADC with LVDS Data Output Based on FPGA. Proceedings of the 12th IEEE International Conference on Solid-State and Integrated-Circuit Technology, Guilin, China."},{"key":"ref_44","unstructured":"Bloomingdale, C., and Hendrickson, G. (2025, March 06). LVDS Data Outputs for High-Speed Analog-to-Digital Converters. Analog Devices Application Note AN-586. Available online: https:\/\/www.analog.com\/media\/en\/technical-documentation\/application-notes\/5957542118600205599850975382134073431740717454123180480718an586.pdf."},{"key":"ref_45","unstructured":"Stackler, M., Glascott-Jones, A., Pilard, R., and Chantier, N. (2025, March 06). Interfacing FPGA with High-Speed Data Converter Using Parallel and Serial Interface. Signal Integrity Journal. Available online: https:\/\/www.signalintegrityjournal.com\/articles\/744-interfacing-fpga-with-high-speed-data-converter-using-parallel-and-serial-interface."},{"key":"ref_46","unstructured":"(2025, March 06). Enhancing I\/O Design Flexibility with the FPGA Mezzanine Card (FMC) Standard. White Paper WP315. Available online: https:\/\/docs.amd.com\/v\/u\/en-US\/wp315."},{"key":"ref_47","unstructured":"Alvarez, P., Cattin, M., Lewis, J., Serrano, J., and Wlostowski, T. (2025, March 06). FPGA Mezzanine Cards for CERN\u2019s Accelerator Control System\u2014Plus Some Reflections on Open Hardware. CERN Technical Report. Available online: https:\/\/cds.cern.ch\/record\/1215572\/files\/CERN-ATS-2009-097.pdf."},{"key":"ref_48","unstructured":"(2025, March 06). Breakout Board for Low-Pin Count FPGA Mezzanine Cards. Available online: https:\/\/fmchub.github.io\/projects\/FMC_LPC_BREAKOUT\/Datasheet\/FMC_LPC_BREAKOUT_datasheet.html."},{"key":"ref_49","unstructured":"Intel Corporation (2025, March 06). User Guide Clock Control Block (ALTCLKCTRL) IP Core. Available online: https:\/\/cdrdv2-public.intel.com\/654442\/ug_altclock.pdf."},{"key":"ref_50","unstructured":"(2025, March 06). 7 Series FPGAs SelectIO Resources User Guide, UG471 (v1.10). Available online: https:\/\/docs.amd.com\/v\/u\/en-US\/ug471_7Series_SelectIO."},{"key":"ref_51","doi-asserted-by":"crossref","first-page":"541","DOI":"10.1109\/LED.2021.3059781","article-title":"All-Silicon Microdisplay Using Efficient Hot-Carrier Electroluminescence in Standard 0.18 \u03bcm CMOS Technology","volume":"42","author":"Wu","year":"2021","journal-title":"IEEE Electron Device Lett."},{"key":"ref_52","unstructured":"(2025, March 06). 7 Series FPGAs Clocking Resources User Guide, UG472 (v1.14). Available online: https:\/\/www.xilinx.com."},{"key":"ref_53","unstructured":"AMD (2018). Kintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics (DS182), Advanced Micro Devices, Inc.. Available online: https:\/\/docs.amd.com\/v\/u\/en-US\/ds182_Kintex_7_Data_Sheet."},{"key":"ref_54","doi-asserted-by":"crossref","first-page":"220","DOI":"10.1109\/4.50307","article-title":"Jitter Analysis of High-Speed Sampling Systems","volume":"25","author":"Shinagawa","year":"1990","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_55","unstructured":"(2025, October 26). Understanding the Effect of Clock Jitter on High Speed ADCs. Linear Technology Design Note 1013. Available online: https:\/\/www.analog.com\/media\/en\/reference-design-documentation\/design-notes\/dn1013f.pdf."},{"key":"ref_56","unstructured":"(2025, October 26). LMK03318 Ultra-Low-Noise Jitter Clock Generator Family with One PLL, Eight Outputs, Integrated EEPROM. Datasheet. Available online: https:\/\/www.ti.com\/lit\/ds\/symlink\/lmk03318.pdf."},{"key":"ref_57","unstructured":"(2025, October 26). CDCM9102 Low-Noise Two-Channel 100 MHz Clock Generator. Datasheet. Available online: https:\/\/www.ti.com\/lit\/ds\/symlink\/cdcm9102.pdf."},{"key":"ref_58","unstructured":"(2025, October 26). Moku:Lab, Time & Frequency AnalyzerDatasheets, Versions v24-1011 to v25-0822, 2024\u20132025. Available online: https:\/\/liquidinstruments.com\/products\/integrated-instruments\/time-frequency-analyzer."},{"key":"ref_59","doi-asserted-by":"crossref","unstructured":"Towfic, Z.J., and Sayed, A.H. (2011, January 15\u201318). Clock jitter estimation in noise. Proceedings of the 2011 IEEE International Symposium of Circuits and Systems (ISCAS), Rio de Janeiro, Brazil.","DOI":"10.1109\/ISCAS.2011.5937797"},{"key":"ref_60","doi-asserted-by":"crossref","first-page":"9707","DOI":"10.1109\/JSEN.2023.3262281","article-title":"Phase Measurement Method Based on Digital Dual Frequency Comb for High-Precision High-Speed Heterodyne Interferometry","volume":"23","author":"Hu","year":"2023","journal-title":"IEEE Sens. J."},{"key":"ref_61","unstructured":"(2025, March 06). Liquid Instruments. Moku:Lab Specifications. Available online: https:\/\/download.liquidinstruments.com\/documentation\/specs\/hardware\/mokulab\/MokuLab-Specifications.pdf."},{"key":"ref_62","unstructured":"National Instruments (2025, March 06). PCI-5122 Specifications. Available online: https:\/\/www.ni.com\/docs\/en-US\/bundle\/pci-5122-specs\/page\/specs.html."},{"key":"ref_63","doi-asserted-by":"crossref","unstructured":"Bauer, M., Ritter, F., and Siegmund, G. (2002, January 18\u201321). High-Precision Laser Vibrometers Based on Digital Doppler-Signal Processing. Proceedings of the SPIE 4827, Fifth International Conference on Vibration Measurements by Laser Techniques: Advances and Applications, Ancona, Italy.","DOI":"10.1117\/12.468166"},{"key":"ref_64","unstructured":"AliExpress (2025, March 06). XC7K325T FPGA Board. Available online: https:\/\/vi.aliexpress.com\/item\/1005001275162791.html."}],"container-title":["Data"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/2306-5729\/11\/1\/23\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T05:23:48Z","timestamp":1769145828000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/2306-5729\/11\/1\/23"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1,21]]},"references-count":64,"journal-issue":{"issue":"1","published-online":{"date-parts":[[2026,1]]}},"alternative-id":["data11010023"],"URL":"https:\/\/doi.org\/10.3390\/data11010023","relation":{},"ISSN":["2306-5729"],"issn-type":[{"value":"2306-5729","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,1,21]]}}}