{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,12]],"date-time":"2025-10-12T03:29:12Z","timestamp":1760239752388,"version":"build-2065373602"},"reference-count":58,"publisher":"MDPI AG","issue":"1","license":[{"start":{"date-parts":[[2020,12,18]],"date-time":"2020-12-18T00:00:00Z","timestamp":1608249600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Digital"],"abstract":"<jats:p>With ever-increasing wireless network demands, low-complexity reconfigurable filter design is expected to continue to require research attention. Extracting and reconfiguring channels of choice from multi-standard receivers using a generalized discrete Fourier transform filter bank (GDFT-FB) is computationally intensive. In this work, a lower compexity algorithm is written for this transform. The design employs two different approaches: hybridization of the generalized discrete Fourier transform filter bank with frequency response masking and coefficient decimation method 1; and the improvement and implementation of the hybrid generalized discrete Fourier transform using a parallel distributed arithmetic-based residual number system (PDA-RNS) filter. The design is evaluated using MATLAB 2020a. Synthesis of area, resource utilization, delay, and power consumption was done on a Quartus 11 Altera 90 using the very high-speed integrated circuits (VHSIC) hardware description language. During MATLAB simulations, the proposed HGDFT algorithm attained a 66% reduction, in terms of number of multipliers, compared with existing algorithms. From co-simulation on the Quartus 11 Altera 90, optimization of the filter with PDA-RNS resulted in a 77% reduction in the number of occupied lookup table (LUT) slices, an 83% reduction in power consumption, and an 11% reduction in execution time, when compared with existing methods.<\/jats:p>","DOI":"10.3390\/digital1010001","type":"journal-article","created":{"date-parts":[[2020,12,21]],"date-time":"2020-12-21T04:12:01Z","timestamp":1608523921000},"page":"1-17","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Improving Generalized Discrete Fourier Transform (GDFT) Filter Banks with Low-Complexity and Reconfigurable Hybrid Algorithm"],"prefix":"10.3390","volume":"1","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1712-6016","authenticated-orcid":false,"given":"Temidayo","family":"Otunniyi","sequence":"first","affiliation":[{"name":"Department of Electrical, Electronic and Computer Engineering, University of Pretoria, 0028 Pretoria, South Africa"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7567-4518","authenticated-orcid":false,"given":"Hermanus","family":"Myburgh","sequence":"additional","affiliation":[{"name":"Department of Electrical, Electronic and Computer Engineering, University of Pretoria, 0028 Pretoria, South Africa"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"1968","published-online":{"date-parts":[[2020,12,18]]},"reference":[{"key":"ref_1","doi-asserted-by":"crossref","first-page":"238","DOI":"10.1109\/49.748789","article-title":"Fast convolution filter banks for satellite payloads with on-board processing","volume":"17","author":"Boucheret","year":"1999","journal-title":"IEEE J. Sel. Areas Commun."},{"key":"ref_2","unstructured":"Lillington, J. (April, January 31). Comparison of wideband channelisation architectures. Proceedings of the International Signal Processing Conference (ISPC), Dallas, TX, USA."},{"key":"ref_3","doi-asserted-by":"crossref","unstructured":"Deshmukh, T.P., Deshmukh, P., and Dakhole, P. (2015, January 28\u201330). Design of cyclotomic Fast Fourier Transform architecture over Galois field for 15 point DFT. Proceedings of the 2015 International Conference on Industrial Instrumentation and Control (ICIC), Pune, India.","DOI":"10.1109\/IIC.2015.7150814"},{"key":"ref_4","doi-asserted-by":"crossref","unstructured":"Diniz, P.S., Da Silva, E.A., and Netto, S.L. (2010). Digital Signal Processing: System Analysis and Design, Cambridge University Press.","DOI":"10.1017\/CBO9780511781667"},{"key":"ref_5","unstructured":"Navarro, A.P. (2010, January 21\u201322). Overlapped polyphase DFT modulated filter banks applied to TETRA\/TEDS SDR base station channelization. Proceedings of the Royal Irish Academy Communication and Radio Science Colloquium, Dublin, Ireland."},{"key":"ref_6","doi-asserted-by":"crossref","first-page":"151","DOI":"10.1109\/TCE.2015.7150568","article-title":"Sparse channelizer for FPGA-based simultaneous multichannel DRM30 receiver","volume":"61","author":"Tietche","year":"2015","journal-title":"IEEE Trans. Consum. Electron."},{"key":"ref_7","doi-asserted-by":"crossref","first-page":"259","DOI":"10.1016\/0165-1684(90)90158-U","article-title":"Fast Fourier transforms: A tutorial review and a state of the art","volume":"19","author":"Duhamel","year":"1990","journal-title":"Signal Process."},{"key":"ref_8","doi-asserted-by":"crossref","unstructured":"Crochiere, R.E., and Rabiner, L.R. (1987). Multirate Digital Signal Processing, 1983, Pretice Hall.","DOI":"10.1016\/0165-1684(83)90013-0"},{"key":"ref_9","doi-asserted-by":"crossref","first-page":"297","DOI":"10.1090\/S0025-5718-1965-0178586-1","article-title":"An algorithm for the machine calculation of complex Fourier series","volume":"19","author":"Cooley","year":"1965","journal-title":"Math. Comput."},{"key":"ref_10","doi-asserted-by":"crossref","first-page":"2807","DOI":"10.1109\/TSP.2004.834242","article-title":"Efficient wideband channelizer for software radio systems using modulated PR filterbanks","volume":"52","author":"Stuber","year":"2004","journal-title":"IEEE Trans. Signal Process."},{"key":"ref_11","doi-asserted-by":"crossref","first-page":"839","DOI":"10.1016\/j.jare.2014.06.008","article-title":"Non-uniform cosine modulated filter banks using meta-heuristic algorithms in CSD space","volume":"6","author":"Kalathil","year":"2015","journal-title":"J. Adv. Res."},{"key":"ref_12","unstructured":"Blok, M. (2012, January 9\u201312). Fractional delay filter design for sample rate conversion. Proceedings of the 2012 Federated Conference on Computer Science and Information Systems (FedCSIS), Wroclaw, Poland."},{"key":"ref_13","doi-asserted-by":"crossref","first-page":"816","DOI":"10.1109\/LSP.2007.898856","article-title":"Fractional delay filter design based on truncated Lagrange interpolation","volume":"14","author":"Valimaki","year":"2007","journal-title":"IEEE Signal Process. Lett."},{"key":"ref_14","unstructured":"Karp, T., and Fliege, N.J. (May, January 30). MDFT filter banks with perfect reconstruction. Proceedings of the ISCAS\u201995-International Symposium on Circuits and Systems, Seattle, WA, USA."},{"key":"ref_15","unstructured":"Farrow, C.W. (1988, January 7\u20139). A continuously variable digital delay element. Proceedings of the 1988 IEEE International Symposium on Circuits and Systems, Espoo, Finland."},{"key":"ref_16","first-page":"235","article-title":"Design of quadrature mirror filter bank using Lagrange multiplier method based on fractional derivative constraints","volume":"18","author":"Kuldeep","year":"2015","journal-title":"Eng. Sci. Technol. Int. J."},{"key":"ref_17","unstructured":"Vaidyanathan, P.P. (1993). Multirate Systems and Filter Banks, Pearson Education."},{"key":"ref_18","first-page":"117","article-title":"A look at software radios: Are they fact or fiction?","volume":"46","author":"Brannon","year":"1998","journal-title":"Electron. Des."},{"key":"ref_19","doi-asserted-by":"crossref","unstructured":"Chang, Z., Vinod, A., and Meher, P. (November, January 30). Reconfigurable architectures for low complexity software radio channelizers using hybrid filter banks. Proceedings of the 2006 10th IEEE Singapore International Conference on Communication Systems, Singapore.","DOI":"10.1109\/ICCS.2006.301394"},{"key":"ref_20","unstructured":"Harris, F., and McGwier, R. (2009, January 1\u20134). A receiver structure that performs simultaneous spectral analysis and time series channelization. Proceedings of the SDR\u201909 Technical Conference and Product Exposition, Washington, DC, USA."},{"key":"ref_21","unstructured":"Navarro, \u00c1.P. (2011). Channelization for Multi-Standard Software-Defined Radio Base Stations. [Ph.D. Thesis, National University of Ireland Maynooth]."},{"key":"ref_22","doi-asserted-by":"crossref","first-page":"1440","DOI":"10.1002\/wcm.2608","article-title":"Combined FRM and GDFT filter bank designs for improved nonuniform DSA channelisation","volume":"16","author":"Farrell","year":"2016","journal-title":"Wirel. Commun. Mob. Comput."},{"key":"ref_23","doi-asserted-by":"crossref","first-page":"2703","DOI":"10.1007\/s00034-018-0988-0","article-title":"Design of a Power-Efficient Low-Complexity Reconfigurable Non-maximally Decimated Filter Bank for High-Resolution Wideband Channels","volume":"38","author":"Sudharman","year":"2019","journal-title":"Circuits Syst. Signal Process."},{"key":"ref_24","doi-asserted-by":"crossref","first-page":"631","DOI":"10.1109\/TVLSI.2014.2317811","article-title":"Flexible low complexity uniform and nonuniform digital filter banks with high frequency resolution for multistandard radios","volume":"23","author":"Ambede","year":"2014","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"ref_25","first-page":"1148","article-title":"SDR Applications using VLSI Design of Reconfigurable Devices","volume":"4","author":"Lovina","year":"2018","journal-title":"IJSRST"},{"key":"ref_26","doi-asserted-by":"crossref","first-page":"24606","DOI":"10.1109\/ACCESS.2018.2830967","article-title":"Analysis and design of M-channel hybrid filter bank with digital calibration","volume":"6","author":"Peng","year":"2018","journal-title":"IEEE Access"},{"key":"ref_27","first-page":"71","article-title":"Critical Path Reduction of Distributed Arithmetic Based FIR Filter","volume":"7","author":"Badave","year":"2016","journal-title":"Int. J. Adv. Comput. Sci. Appl."},{"key":"ref_28","first-page":"310","article-title":"Performance Analysis of FIR Filter Using Distributed Arithmetic","volume":"5","author":"Singh","year":"2017","journal-title":"Glob. J. Comput. Technol."},{"key":"ref_29","unstructured":"Naik, N.S., and Gupta, K.A. (2017). An efficient reconfigurable FIR digital filter using modified distribute arithmetic technique. arXiv."},{"key":"ref_30","unstructured":"Yoo, H., and Anderson, D.V. (2005, January 23\u201323). Hardware-efficient distributed arithmetic architecture for high-order digital filters. Proceedings of the (ICASSP\u201905) IEEE International Conference on Acoustics, Speech, and Signal Processing, Philadelphia, PA, USA."},{"key":"ref_31","doi-asserted-by":"crossref","first-page":"4","DOI":"10.1109\/53.29648","article-title":"Applications of distributed arithmetic to digital signal processing: A tutorial review","volume":"6","author":"White","year":"1989","journal-title":"IEEE Assp Mag."},{"key":"ref_32","unstructured":"Chen, C.C., Lin, T.J., Liu, C.W., and Jen, C.W. (2004, January 6\u20139). Complexity-aware design of a DA-based FIR filters. Proceedings of the 2004 IEEE Asia-Pacific Conference on Circuits and Systems, Tainan, Taiwan."},{"key":"ref_33","doi-asserted-by":"crossref","unstructured":"Longa, P., and Miri, A. (2006, January 27\u201330). Area-efficient FIR filter design on FPGAs using distributed arithmetic. Proceedings of the 2006 IEEE International Symposium on Signal Processing and Information Technology, Vancouver, BC, Canada.","DOI":"10.1109\/ISSPIT.2006.270806"},{"key":"ref_34","first-page":"3480","article-title":"Design and Implementation of distributed arithmetic technique based FIR filter using lookup table","volume":"5","author":"Iruleswari","year":"2016","journal-title":"Int. J. Innov. Res. Sci. Eng. Technol."},{"key":"ref_35","first-page":"1","article-title":"Low-Power And Low-Area Adaptive FIR Filter Based on Distributed Arithmetic and LMS Algorithm","volume":"4","author":"Roy","year":"2014","journal-title":"IJSRP"},{"key":"ref_36","doi-asserted-by":"crossref","first-page":"102884","DOI":"10.1016\/j.micpro.2019.102884","article-title":"Design and implementation of least mean square adaptive FIR filter using offset binary coding based distributed arithmetic","volume":"71","author":"Kalaiyarasi","year":"2019","journal-title":"Microprocess. Microsyst."},{"key":"ref_37","first-page":"7","article-title":"Design of low power and low complexity multiplier-less reconfigurable non-uniform channel filter using genetic algorithm","volume":"12","author":"Bindiya","year":"2012","journal-title":"Glob. J. Res. Eng."},{"key":"ref_38","doi-asserted-by":"crossref","first-page":"815","DOI":"10.1007\/s00034-013-9662-8","article-title":"Modified metaheuristic algorithms for the optimal design of multiplier-less non-uniform channel filters","volume":"33","author":"Bindiya","year":"2014","journal-title":"Circuits Syst. Signal Process."},{"key":"ref_39","doi-asserted-by":"crossref","first-page":"1358","DOI":"10.1080\/00207217.2017.1296593","article-title":"An approach for fixed coefficient RNS-based FIR filter","volume":"104","author":"Sahoo","year":"2017","journal-title":"Int. J. Electron."},{"key":"ref_40","doi-asserted-by":"crossref","first-page":"1441","DOI":"10.1109\/31.14470","article-title":"A new efficient memoryless residue to binary converter","volume":"35","author":"Andraos","year":"1988","journal-title":"IEEE Trans. Circuits Syst."},{"key":"ref_41","first-page":"296","article-title":"New arithmetic residue to binary converters","volume":"1","author":"Molahosseini","year":"2007","journal-title":"IJCSES"},{"key":"ref_42","doi-asserted-by":"crossref","first-page":"298","DOI":"10.1109\/82.378047","article-title":"An RNS to binary converter in a three moduli set with common factors","volume":"42","author":"Premkumar","year":"1995","journal-title":"IEEE Trans. Circuits Syst. II Analog. Digit. Signal Process."},{"key":"ref_43","doi-asserted-by":"crossref","first-page":"903","DOI":"10.1109\/82.700943","article-title":"High-speed and low-cost reverse converters for the (2n \u2212 1, 2n, 2n + 1) moduli set","volume":"45","author":"Premkumar","year":"1998","journal-title":"IEEE Trans. Circuits Syst. II Analog. Digit. Signal Process."},{"key":"ref_44","doi-asserted-by":"crossref","first-page":"2139","DOI":"10.1109\/TCSI.2013.2239164","article-title":"A new RNS based DA approach for inner product computation","volume":"60","author":"Vun","year":"2013","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"ref_45","doi-asserted-by":"crossref","unstructured":"\u017divaljevi\u0107, D., Stamenkovi\u0107, N., and Stojanovi\u0107, V. (2012, January 3\u20134). Digital filter implementation based on the RNS with diminished-1 encoded channel. Proceedings of the 2012 35th International Conference on Telecommunications and Signal Processing (TSP), Prague, Czech Republic.","DOI":"10.1109\/TSP.2012.6256380"},{"key":"ref_46","first-page":"1041","article-title":"A unifying approach for weighted and diminished-1 modulo 2 n+1 addition","volume":"55","author":"Vergos","year":"2008","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"ref_47","unstructured":"Singh, R., and Mishra, R. (2011, January 6\u20138). Design and Simulation of Diminished-One Modulo 2n+ 1 Adder Using Circular Carry Selection. Proceedings of the World Congress on Engineering, London, UK."},{"key":"ref_48","doi-asserted-by":"crossref","first-page":"1107","DOI":"10.1109\/81.728866","article-title":"Evaluation of fast conversion techniques for binary-residue number systems","volume":"45","author":"Mohan","year":"1998","journal-title":"IEEE Trans. Circuits Syst. Fundam. Theory Appl."},{"key":"ref_49","doi-asserted-by":"crossref","first-page":"826","DOI":"10.1109\/78.747787","article-title":"Implementation issues of the two-level residue number system with pairs of conjugate moduli","volume":"47","author":"Skavantzos","year":"1999","journal-title":"IEEE Trans. Signal Process."},{"key":"ref_50","doi-asserted-by":"crossref","unstructured":"Conway, R., and Nelson, J. (1999). Fast converter for 3 moduli RNS using new property of CRT. IEEE Trans. Comput., 852\u2013860.","DOI":"10.1109\/12.795127"},{"key":"ref_51","doi-asserted-by":"crossref","first-page":"1500","DOI":"10.1109\/TVLSI.2010.2050608","article-title":"An Efficient FPGA Design of Residue-to-Binary Converter for the Moduli Set","volume":"19","author":"Gbolagade","year":"2011","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"ref_52","doi-asserted-by":"crossref","first-page":"2188","DOI":"10.1109\/TVLSI.2017.2681758","article-title":"A Residue-to-Binary Converter for the Extended Four-Moduli Set","volume":"25","author":"Hiasat","year":"2017","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"ref_53","first-page":"59","article-title":"Design and realization of variable digital filters for software-defined radio channelizers using an improved coefficient decimation method","volume":"63","author":"Ambede","year":"2016","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"ref_54","doi-asserted-by":"crossref","first-page":"157","DOI":"10.1007\/s11265-008-0327-y","article-title":"Filter bank channelizers for multi-standard software defined radio receivers","volume":"62","author":"Mahesh","year":"2011","journal-title":"J. Signal Process. Syst."},{"key":"ref_55","doi-asserted-by":"crossref","first-page":"389","DOI":"10.1016\/j.compeleceng.2018.04.015","article-title":"Low complexity reconfigurable channelizers using non-uniform filter banks","volume":"68","author":"Sakthivel","year":"2018","journal-title":"Comput. Electr. Eng."},{"key":"ref_56","first-page":"298","article-title":"FPGA implementation of coefficient decimated polyphase filter bank structure for multistandard communication receiver","volume":"64","author":"Devi","year":"2014","journal-title":"J. Theor. Appl. Inf. Technol."},{"key":"ref_57","first-page":"3841","article-title":"Flexible channel extractor for wideband systems based on polyphase filter bank","volume":"95","author":"Cappello","year":"2017","journal-title":"J. Theor. Appl. Inf. Technol."},{"key":"ref_58","unstructured":"Bellanger, M. (1981, January 25\u201328). On computational complexity in digital filters. Proceedings of the European Conference on Circuit Theory and Design, Hague, The Netherlands."}],"container-title":["Digital"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/2673-6470\/1\/1\/1\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T10:46:57Z","timestamp":1760179617000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/2673-6470\/1\/1\/1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12,18]]},"references-count":58,"journal-issue":{"issue":"1","published-online":{"date-parts":[[2021,3]]}},"alternative-id":["digital1010001"],"URL":"https:\/\/doi.org\/10.3390\/digital1010001","relation":{},"ISSN":["2673-6470"],"issn-type":[{"type":"electronic","value":"2673-6470"}],"subject":[],"published":{"date-parts":[[2020,12,18]]}}}