{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T21:54:27Z","timestamp":1775598867630,"version":"3.50.1"},"reference-count":45,"publisher":"MDPI AG","issue":"5","license":[{"start":{"date-parts":[[2023,5,19]],"date-time":"2023-05-19T00:00:00Z","timestamp":1684454400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/100015547","name":"University of Science, VNU-HCM","doi-asserted-by":"publisher","award":["\u0110T-VT 2023-01"],"award-info":[{"award-number":["\u0110T-VT 2023-01"]}],"id":[{"id":"10.13039\/100015547","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Future Internet"],"abstract":"<jats:p>The security of Internet of Things (IoTs) devices in recent years has created interest in developing implementations of lightweight cryptographic algorithms for such systems. Additionally, open-source hardware and field-programable gate arrays (FPGAs) are gaining traction via newly developed tools, frameworks, and HDLs. This enables new methods of creating hardware and systems faster, more simply, and more efficiently. In this paper, the implementation of a system-on-chip (SoC) based on a 32-bit RISC-V processor with lightweight cryptographic accelerator cores in FPGA and an open-source integrating framework is presented. The system consists of a 32-bit VexRiscv processor, written in SpinalHDL, and lightweight cryptographic accelerator cores for the PRINCE block cipher, the PRESENT-80 block cipher, the ChaCha stream cipher, and the SHA3-512 hash function, written in Verilog HDL and optimized for low latency with fewer clock cycles. The primary aim of this work was to develop a customized SoC platform with a register-controlled bus suitable for integrating lightweight cryptographic cores to become compact embedded systems that require encryption functionalities. Additionally, custom firmware was developed to verify the functionality of the SoC with all integrated accelerator cores, and to evaluate the speed of cryptographic processing. The proposed system was successfully implemented in a Xilinx Nexys4 DDR FPGA development board. The resources of the system in the FPGA were low with 11,830 LUTs and 9552 FFs. The proposed system can be applicable to enhancing the security of Internet of Things systems.<\/jats:p>","DOI":"10.3390\/fi15050186","type":"journal-article","created":{"date-parts":[[2023,5,19]],"date-time":"2023-05-19T10:08:55Z","timestamp":1684490935000},"page":"186","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":9,"title":["Design of an SoC Based on 32-Bit RISC-V Processor with Low-Latency Lightweight Cryptographic Cores in FPGA"],"prefix":"10.3390","volume":"15","author":[{"given":"Khai-Minh","family":"Ma","sequence":"first","affiliation":[{"name":"Faculty of Electronics and Telecommunications, The University of Science, Vietnam National University Ho Chi Minh City, Ho Chi Minh City 700000, Vietnam"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3227-9117","authenticated-orcid":false,"given":"Duc-Hung","family":"Le","sequence":"additional","affiliation":[{"name":"Faculty of Electronics and Telecommunications, The University of Science, Vietnam National University Ho Chi Minh City, Ho Chi Minh City 700000, Vietnam"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5255-4919","authenticated-orcid":false,"given":"Cong-Kha","family":"Pham","sequence":"additional","affiliation":[{"name":"Department of Computer and Network Engineering, The University of Electro-Communications (UEC), Tokyo 182-8585, Japan"}]},{"given":"Trong-Thuc","family":"Hoang","sequence":"additional","affiliation":[{"name":"Department of Computer and Network Engineering, The University of Electro-Communications (UEC), Tokyo 182-8585, Japan"}]}],"member":"1968","published-online":{"date-parts":[[2023,5,19]]},"reference":[{"key":"ref_1","unstructured":"Waterman, A., Lee, Y., Patterson, D.A., and Asanovic, K. (2016). The RISC-V Instruction Set Manual Volume I: User-Level ISA, EECS Department, University of California."},{"key":"ref_2","doi-asserted-by":"crossref","unstructured":"Calicchia, L., Ciotoli, V., Cardarilli, G.C., di Nunzio, L., Fazzolari, R., Nannarelli, A., and Re, M. (2019, January 27\u201329). Digital Signal Processing Accelerator for RISC-V. Proceedings of the 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS), Genoa, Italy.","DOI":"10.1109\/ICECS46596.2019.8964670"},{"key":"ref_3","doi-asserted-by":"crossref","unstructured":"Zhang, G., Zhao, K., Wu, B., Sun, Y., Sun, L., and Liang, F. (2019, January 26\u201329). A RISC-V based hardware accelerator designed for Yolo object detection system. Proceedings of the 2019 IEEE International Conference of Intelligent Applied Systems on Engineering (ICIASE), Fuzhou, China.","DOI":"10.1109\/ICIASE45644.2019.9074051"},{"key":"ref_4","doi-asserted-by":"crossref","unstructured":"Holler, R., Haselberger, D., Ballek, D., Rossler, P., Krapfenbauer, M., and Linauer, M. (2019, January 10\u201314). Open-Source RISC-V Processor IP Cores for FPGAs\u2014Overview and Evaluation. Proceedings of the 2019 8th Mediterranean Conference on Embedded Computing (MECO), Budva, Montenegro.","DOI":"10.1109\/MECO.2019.8760205"},{"key":"ref_5","unstructured":"(2023, May 12). RISC-V Summit 2022: All Your CPUs Belong to Us. Available online: https:\/\/www.eetimes.com\/risc-v-summit-2022-all-your-cpus-belong-to-us\/."},{"key":"ref_6","unstructured":"(2023, May 12). A Winning Processor Portfolio. Available online: https:\/\/www.sifive.com\/risc-v-core-ip."},{"key":"ref_7","doi-asserted-by":"crossref","unstructured":"Harris, S.L., Chaver, D., Pi\u00f1uel, L., Gomez-Perez, J.I., Liaqat, M.H., Kakakhel, Z.L., Kindgren, O., and Owen, R. (September, January 30). RVfpga: Using a RISC-V Core Targeted to an FPGA in Computer Architecture Education. Proceedings of the 2021 31st International Conference on Field-Programmable Logic and Applications (FPL), Dresden, Germany.","DOI":"10.1109\/FPL53798.2021.00032"},{"key":"ref_8","doi-asserted-by":"crossref","unstructured":"Wu, W., Su, D., Yuan, B., and Li, Y. (2021). Intelligent Security Monitoring System Based on RISC-V SoC. Electronics, 10.","DOI":"10.3390\/electronics10111366"},{"key":"ref_9","doi-asserted-by":"crossref","unstructured":"Lee, D., Moon, H., Oh, S., and Park, D. (2020). mIoT: Metamorphic IoT Platform for On-Demand Hardware Replacement in Large-Scaled IoT Applications. Sensors, 20.","DOI":"10.3390\/s20123337"},{"key":"ref_10","doi-asserted-by":"crossref","unstructured":"Zhang, H., Wu, X., Du, Y., Guo, H., Li, C., Yuan, Y., Zhang, M., and Zhang, S. (2021). A Heterogeneous RISC-V Processor for Efficient DNN Application in Smart Sensing System. Sensors, 21.","DOI":"10.3390\/s21196491"},{"key":"ref_11","doi-asserted-by":"crossref","unstructured":"Lim, S.-H., Suh, W.W., Kim, J.-Y., and Cho, S.-Y. (2021). RISC-V Virtual Platform-Based Convolutional Neural Network Accelerator Implemented in SystemC. Electronics, 10.","DOI":"10.3390\/electronics10131514"},{"key":"ref_12","doi-asserted-by":"crossref","unstructured":"Gamino del R\u00edo, I., Mart\u00ednez Hell\u00edn, A., Polo, \u00d3.R., Jim\u00e9nez Arribas, M., Parra, P., da Silva, A., S\u00e1nchez, J., and S\u00e1nchez, S. (2020). A RISC-V Processor Design for Transparent Tracing. Electronics, 9.","DOI":"10.3390\/electronics9111873"},{"key":"ref_13","doi-asserted-by":"crossref","unstructured":"Lee, J., Chen, H., Young, J., and Kim, H. (September, January 31). RISC-V FPGA Platform Toward ROS-Based Robotics Application. Proceedings of the 2020 30th International Conference on Field-Programmable Logic and Applications (FPL), Gothenburg, Sweden.","DOI":"10.1109\/FPL50879.2020.00075"},{"key":"ref_14","doi-asserted-by":"crossref","unstructured":"Santos, D.A., Luza, L.M., Zeferino, C.A., Dilillo, L., and Melo, D.R. (2020, January 1\u20133). A Low-Cost Fault-Tolerant RISC-V Processor for Space Systems. Proceedings of the 2020 15th Design & Technology of Integrated Systems in Nanoscale Era (DTIS), Marrakech, Morocco.","DOI":"10.1109\/DTIS48698.2020.9081185"},{"key":"ref_15","doi-asserted-by":"crossref","unstructured":"Andersson, J. (July, January 29). Development of a NOEL-V RISC-V SoC Targeting Space Applications. Proceedings of the 2020 50th Annual IEEE\/IFIP International Conference on Dependable Systems and Networks Workshops (DSN-W), Valencia, Spain.","DOI":"10.1109\/DSN-W50199.2020.00020"},{"key":"ref_16","doi-asserted-by":"crossref","unstructured":"El-hajj, M., Mousawi, H., and Fadlallah, A. (2023). Analysis of Lightweight Cryptographic Algorithms on IoT Hardware Platform. Future Internet, 15.","DOI":"10.3390\/fi15020054"},{"key":"ref_17","doi-asserted-by":"crossref","first-page":"193","DOI":"10.46586\/tches.v2023.i1.193-237","article-title":"RISC-V Instruction Set Extensions for Lightweight Symmetric Cryptography","volume":"2023","author":"Cheng","year":"2022","journal-title":"TCHES"},{"key":"ref_18","doi-asserted-by":"crossref","unstructured":"Wei, M., Yang, G., and Kong, F. (2021, January 19\u201321). Software Implementation and Comparison of ZUC-256, SNOW-V, and AES-256 on RISC-V Platform. Proceedings of the 2021 IEEE International Conference on Information Communication and Software Engineering (ICICSE), Chengdu, China.","DOI":"10.1109\/ICICSE52190.2021.9404134"},{"key":"ref_19","doi-asserted-by":"crossref","unstructured":"Marshall, B., Page, D., and Hung Pham, T. (2021, January 7\u20139). A lightweight ISE for ChaCha on RISC-V. Proceedings of the 2021 IEEE 32nd International Conference on Application-specific Systems, Architectures and Processors (ASAP), Virtual Conference.","DOI":"10.1109\/ASAP52443.2021.00011"},{"key":"ref_20","doi-asserted-by":"crossref","unstructured":"Marshall, B., Newell, G.R., Page, D., Saarinen, M.-J.O., and Wolf, C. (2020). The design of scalar AES Instruction Set Extensions for RISC-V. Cryptol. Eprint Arch., 1\u201328.","DOI":"10.46586\/tches.v2021.i1.109-136"},{"key":"ref_21","doi-asserted-by":"crossref","unstructured":"Pojoga, G., and Papagiannopoulos, K. (2022, January 17\u201319). Low-Latency Implementation of the GIFT Cipher on RISC-V Architectures. Proceedings of the 19th ACM International Conference on Computing Frontiers, Turin, Italy.","DOI":"10.1145\/3528416.3530996"},{"key":"ref_22","doi-asserted-by":"crossref","unstructured":"Alt\u0131nay, \u00d6., and \u00d6rs, B. (2021, January 23\u201325). Instruction Extension of RV32I and GCC Back End for Ascon Lightweight Cryptography Algorithm. Proceedings of the 2021 IEEE International Conference on Omni-Layer Intelligent Systems (COINS), Barcelona, Spain.","DOI":"10.1109\/COINS51742.2021.9524190"},{"key":"ref_23","doi-asserted-by":"crossref","unstructured":"Zheng, X., Wu, J., Lin, X., Gao, H., Cai, S., and Xiong, X. (IEEE Trans. Circuits Syst. II Express Briefs, 2023). Hardware\/Software Co-design of Cryptographic SoC Based on RISC-V Virtual Prototype, IEEE Trans. Circuits Syst. II Express Briefs, Early Access.","DOI":"10.1109\/TCSII.2023.3267186"},{"key":"ref_24","doi-asserted-by":"crossref","unstructured":"Abbas, Y.A., Jidin, R., Jamil, N., Z\u2019aba, M.R., Rusli, M.E., and Tariq, B. (2014, January 8\u201310). Implementation of PRINCE algorithm in FPGA. Proceedings of the 6th International Conference on Information Technology and Multimedia (ICMI), Putrajaya, Malaysia.","DOI":"10.1109\/ICIMU.2014.7066593"},{"key":"ref_25","doi-asserted-by":"crossref","first-page":"012216","DOI":"10.1088\/1742-6596\/1818\/1\/012216","article-title":"Efficient Implementation for PRINCE Algorithm in FPGA Based on the BB84 Protocol","volume":"1818","author":"Abdullah","year":"2021","journal-title":"J. Phys. Conf. Ser."},{"key":"ref_26","first-page":"106","article-title":"Energy and Performance Evaluation of an FPGA-Based SoC Platform with AES and PRESENT Coprocessors","volume":"Volume 5114","author":"Dimopoulos","year":"2008","journal-title":"Embedded Computer Systems: Architectures, Modeling, and Simulation"},{"key":"ref_27","doi-asserted-by":"crossref","first-page":"485","DOI":"10.1109\/TCSI.2013.2278385","article-title":"Compact Hardware Implementations of ChaCha, BLAKE, Threefish, and Skein on FPGA","volume":"61","author":"At","year":"2014","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"ref_28","doi-asserted-by":"crossref","unstructured":"Sundal, M., and Chaves, R. (2017, January 3\u20135). Efficient FPGA Implementation of the SHA-3 Hash Function. Proceedings of the 2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), Bochum, Germany.","DOI":"10.1109\/ISVLSI.2017.24"},{"key":"ref_29","first-page":"1144","article-title":"An efficient OpenCL-Based implementation of a SHA-3 co-processor on an FPGA-centric platform","volume":"70","author":"Bensalem","year":"2022","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"ref_30","doi-asserted-by":"crossref","first-page":"103444","DOI":"10.1016\/j.micpro.2020.103444","article-title":"SHA2 and SHA-3 Accelerator Design in a 7 nm Technology within the European Processor Initiative","volume":"87","author":"Nannipieri","year":"2021","journal-title":"Microprocess. Microsyst."},{"key":"ref_31","doi-asserted-by":"crossref","unstructured":"Tehrani, E., Graba, T., Merabet, A.S., and Danger, J.-L. (2020, January 26\u201328). RISC-V Extension for Lightweight Cryptography. Proceedings of the 2020 23rd Euromicro Conference on Digital System Design (DSD), Kranj, Slovenia.","DOI":"10.1109\/DSD51259.2020.00045"},{"key":"ref_32","doi-asserted-by":"crossref","first-page":"323","DOI":"10.1007\/978-3-030-30530-7_16","article-title":"Efficient Cryptography on the RISC-V Architecture","volume":"Volume 11774","author":"Schwabe","year":"2019","journal-title":"Progress in Cryptology\u2014LATINCRYPT 2019"},{"key":"ref_33","unstructured":"RISC-V Foundation (2023, January 07). Rocket Chip Generator. Available online: https:\/\/github.com\/chipsalliance\/rocket-chip."},{"key":"ref_34","doi-asserted-by":"crossref","first-page":"93","DOI":"10.1109\/MM.2020.2996145","article-title":"BlackParrot: An Agile Open-Source RISC-V Multicore for Accelerator SoCs","volume":"40","author":"Petrisko","year":"2020","journal-title":"IEEE Micro"},{"key":"ref_35","doi-asserted-by":"crossref","first-page":"208","DOI":"10.1007\/978-3-642-34961-4_14","article-title":"PRINCE\u2014A Low-Latency Block Cipher for Pervasive Computing Applications","volume":"Volume 7658","author":"Wang","year":"2012","journal-title":"Advances in Cryptology\u2014ASIACRYPT 2012"},{"key":"ref_36","unstructured":"Bogdanov, A., Knudsen, L.R., Leander, G., Paar, C., Poschmann, A., Robshaw, M.J., Seurin, Y., and Vikkelsoe, C. (2007). Cryptographic Hardware and Embedded Systems-CHES 2007: 9th International Workshop, Vienna, Austria, 10\u201313 September 2007. Proceedings 9, Springer."},{"key":"ref_37","first-page":"3","article-title":"ChaCha, a variant of Salsa20","volume":"Volume 8","author":"Bernstein","year":"2008","journal-title":"Workshop Record of SASC"},{"key":"ref_38","doi-asserted-by":"crossref","first-page":"84","DOI":"10.1007\/978-3-540-68351-3_8","article-title":"The Salsa20 family of stream ciphers","volume":"Volume 4986","author":"Robshaw","year":"2008","journal-title":"New Stream Cipher Designs"},{"key":"ref_39","unstructured":"Bernstein, D.J. (2022, December 24). Salsa20 Specification. Available online: http:\/\/www.ecrypt.eu.org\/stream\/salsa20pf.html."},{"key":"ref_40","unstructured":"Nir, Y., and Langley, A. (2022, December 24). ChaCha20 and Poly1305 for IETF Protocols. RFC 8439. Available online: https:\/\/www.rfc-editor.org\/rfc\/rfc8439."},{"key":"ref_41","doi-asserted-by":"crossref","unstructured":"Dworkin, M.J. (2022, December 24). SHA-3 Standard: Permutation-Based Hash and Extendable-Output Functions. Standard NIST FIPS-202. Available online: https:\/\/doi.org\/10.6028\/NIST.FIPS.202.","DOI":"10.6028\/NIST.FIPS.202"},{"key":"ref_42","unstructured":"Kavun, E.B., and Yalcin, T. (2010). International Workshop on Radio Frequency Identification: Security and Privacy Issues, Springer."},{"key":"ref_43","unstructured":"OpenCores (2022, December 24). SHA3 (KECCAK). Available online: https:\/\/opencores.org\/projects\/sha3."},{"key":"ref_44","unstructured":"EnjoyDigital (2022, February 19). LiteX. Available online: https:\/\/github.com\/enjoy-digital\/litex."},{"key":"ref_45","unstructured":"Saarinen, M.-J.O. (2022, December 24). Very Small, Readable Implementation of the SHA3 Hash Function. Available online: https:\/\/github.com\/mjosaarinen\/tiny_sha3."}],"container-title":["Future Internet"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/1999-5903\/15\/5\/186\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,10]],"date-time":"2025-10-10T19:38:49Z","timestamp":1760125129000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/1999-5903\/15\/5\/186"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,19]]},"references-count":45,"journal-issue":{"issue":"5","published-online":{"date-parts":[[2023,5]]}},"alternative-id":["fi15050186"],"URL":"https:\/\/doi.org\/10.3390\/fi15050186","relation":{},"ISSN":["1999-5903"],"issn-type":[{"value":"1999-5903","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,5,19]]}}}