{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,10]],"date-time":"2025-10-10T01:33:38Z","timestamp":1760060018476,"version":"build-2065373602"},"reference-count":23,"publisher":"MDPI AG","issue":"8","license":[{"start":{"date-parts":[[2025,7,25]],"date-time":"2025-07-25T00:00:00Z","timestamp":1753401600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Future Internet"],"abstract":"<jats:p>With continuous advancements in semiconductor technology, mastering efficient designs of high-quality and advanced chips has become an important part of science and technology education. Chip performances will determine the futures of various aspects of societies. However, novice students often encounter difficulties in learning digital chip designs using Verilog programming, a common hardware design language. An efficient self-study system for supporting them that can offer various exercise problems, such that any answer is marked automatically, is in strong demand. In this paper, we design and implement a web-based Verilog programming learning assistant system (VPLAS), based on our previous works on software programming. Using a heuristic and guided learning method, VPLAS leads students to learn the basic circuit syntax step by step, until they acquire high-quality digital integrated circuit design abilities through self-study. For evaluation, we assign the proposal to 50 undergraduate students at the National Taipei University of Technology, Taiwan, who are taking the introductory chip-design course, and confirm that their learning outcomes using VPLAS together are far better than those obtained when following a traditional method. In our final statistics, students achieved an average initial accuracy rate of over 70% on their first attempts at answering questions after learning through our website\u2019s tutorials. With the help of the system\u2019s instant automated grading and rapid feedback, their average accuracy rate eventually exceeded 99%. This clearly demonstrates that our system effectively enables students to independently master Verilog circuit knowledge through self-directed learning.<\/jats:p>","DOI":"10.3390\/fi17080333","type":"journal-article","created":{"date-parts":[[2025,7,25]],"date-time":"2025-07-25T11:38:41Z","timestamp":1753443521000},"page":"333","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["A Verilog Programming Learning Assistant System Focused on Basic Verilog with a Guided Learning Method"],"prefix":"10.3390","volume":"17","author":[{"given":"Pin-Chieh","family":"Hsieh","sequence":"first","affiliation":[{"name":"Department of Electronic Engineering, National Taipei University of Technology, Taipei 10608, Taiwan"}]},{"given":"Tzu-Lun","family":"Fang","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, National Taipei University of Technology, Taipei 10608, Taiwan"}]},{"given":"Shaobo","family":"Jin","sequence":"additional","affiliation":[{"name":"Department of Information and Communication Systems, Okayama University, Okayama 700-8530, Japan"}]},{"given":"Yuyan","family":"Wang","sequence":"additional","affiliation":[{"name":"Department of Information and Communication Systems, Okayama University, Okayama 700-8530, Japan"}]},{"given":"Nobuo","family":"Funabiki","sequence":"additional","affiliation":[{"name":"Department of Information and Communication Systems, Okayama University, Okayama 700-8530, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9599-6415","authenticated-orcid":false,"given":"Yu-Cheng","family":"Fan","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, National Taipei University of Technology, Taipei 10608, Taiwan"}]}],"member":"1968","published-online":{"date-parts":[[2025,7,25]]},"reference":[{"key":"ref_1","unstructured":"Wilson, P. (2015). Design Recipes for FPGAs: Using Verilog and VHDL, Newnes."},{"key":"ref_2","doi-asserted-by":"crossref","first-page":"1062","DOI":"10.1109\/TCAD.1987.1270347","article-title":"MIS: A multiple-level logic optimization system","volume":"6","author":"Brayton","year":"2004","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"ref_3","doi-asserted-by":"crossref","unstructured":"Tang, Y., Hare, R., and Ferguson, S. (2022, January 8\u201311). Classroom evaluation of a gamified adaptive tutoring system. Proceedings of the 2022 IEEE Frontiers in Education Conference (FIE), Uppsala, Sweden.","DOI":"10.1109\/FIE56618.2022.9962718"},{"key":"ref_4","doi-asserted-by":"crossref","first-page":"387","DOI":"10.1109\/TE.2024.3359001","article-title":"An intelligent serious game for digital logic education to enhance student learning","volume":"67","author":"Hare","year":"2024","journal-title":"IEEE Trans. Educ."},{"key":"ref_5","doi-asserted-by":"crossref","first-page":"602","DOI":"10.1109\/TE.2023.3280444","article-title":"Active and project-based learning implementation in a constructively aligned digital systems design course","volume":"66","author":"Ismail","year":"2023","journal-title":"IEEE Trans. Educ."},{"key":"ref_6","first-page":"38","article-title":"A Java programming learning assistant system using test-driven development method","volume":"40","author":"Funabiki","year":"2013","journal-title":"IAENG Int. J. Comput. Sci."},{"key":"ref_7","doi-asserted-by":"crossref","unstructured":"Jin, S., Funabiki, N., Fang, T., Hsieh, P., Fan, Y., Kao, W., and Lee, Y. (2025, January 18\u201320). An implementation of grammar-concept understanding problems in Verilog programming learning assistant system. Proceedings of the 13th International Conference on Information and Education Technology (ICIET), Fukuyama, Japan.","DOI":"10.1109\/ICIET66371.2025.11046218"},{"key":"ref_8","doi-asserted-by":"crossref","first-page":"1272","DOI":"10.1002\/cae.22639","article-title":"C-programming self-assessment exercises versus final exams: 12 years of experience","volume":"31","year":"2023","journal-title":"Comput. Appl. Eng. Educ."},{"key":"ref_9","doi-asserted-by":"crossref","unstructured":"Quevedo, J.A., and Maldonado, Y. (2025). From MLIR to scheduled CDFG: A design flow for hardware resource estimation. IEEE Embed. Syst. Lett., Early Access.","DOI":"10.1109\/LES.2025.3575017"},{"key":"ref_10","doi-asserted-by":"crossref","unstructured":"Xu, X., and Peng, X. (2023, January 27\u201329). Research and practice on improving the efficiency of digital chip design description language. Proceedings of the 2023 9th Annual International Conference on Network and Information Systems for Computers (ICNISC), Wuhan, China.","DOI":"10.1109\/ICNISC60562.2023.00031"},{"key":"ref_11","doi-asserted-by":"crossref","first-page":"1448","DOI":"10.1109\/TCAD.2024.3483089","article-title":"Rtlcoder: Fully open-source and efficient LLM-assisted RTL code generation technique","volume":"44","author":"Liu","year":"2024","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"ref_12","doi-asserted-by":"crossref","unstructured":"Yang, Y., Teng, F., Liu, P., Qi, M., Lv, C., Li, J., Zhang, H., and He, Z. (April, January 31). Haven: Hallucination-mitigated LLM for Verilog code generation aligned with HDL engineers. Proceedings of the 2025 Design, Automation & Test in Europe Conference (DATE), Lyon, France.","DOI":"10.23919\/DATE64628.2025.10993072"},{"key":"ref_13","doi-asserted-by":"crossref","unstructured":"Pearce, H. (2025, January 25\u201328). Experiences scaffolding a computer engineering project course to improve student outcomes. Proceedings of the 2025 IEEE International Symposium on Circuits and Systems (ISCAS), London, UK.","DOI":"10.1109\/ISCAS56072.2025.11043521"},{"key":"ref_14","doi-asserted-by":"crossref","unstructured":"Chowdhury, S.R., Wardhan, H., Karri, S.K., Kode, S., and Nagaraju, K. (2013, January 18\u201320). Smart learning environments for teaching electronics to students. Proceedings of the 2013 IEEE Fifth International Conference on Technology for Education (T4E), Kharagpur, India.","DOI":"10.1109\/T4E.2013.50"},{"key":"ref_15","doi-asserted-by":"crossref","unstructured":"Hoefer, J., Gau\u00df, M., Adams, M., Kre\u00df, F., Kempf, F., Karle, C., Harbaum, T., Barth, A., and Becker, J. (2024, January 19\u201322). A challenge-based blended learning approach for an introductory digital circuits and systems course. Proceedings of the 2024 IEEE International Symposium on Circuits and Systems (ISCAS), Singapore.","DOI":"10.1109\/ISCAS58744.2024.10557955"},{"key":"ref_16","unstructured":"Chen, S.L., Lai, Y.K., Hu, W.C., and Chung, W.Y. (2013, January 21\u201324). Case-based instruction of digital integrated circuit design courses for non-major undergraduates. Proceedings of the 2013 Learning and Teaching in Computing and Engineering, Macau, Macao."},{"key":"ref_17","doi-asserted-by":"crossref","unstructured":"P\u0103durean, V.-A., Denny, P., Gotovos, A., and Singla, A. (2025). Prompt programming: A platform for dialogue-based computational problem solving with generative AI models. arXiv.","DOI":"10.1145\/3724363.3729094"},{"key":"ref_18","doi-asserted-by":"crossref","unstructured":"Hrvacevi\u0107, L., Cincovi\u0107, J., Milakovi\u0107, A., Jocovi\u0107, V., Matveiev, V., and Dra\u0161kovi\u0107, D. (2024, January 3\u20136). Development of a web system with an automated question generator based on large language models. Proceedings of the 2024 11th International Conference on Electrical, Electronic and Computing Engineering (IcETRAN), Nis, Serbia.","DOI":"10.1109\/IcETRAN62308.2024.10645106"},{"key":"ref_19","doi-asserted-by":"crossref","first-page":"88121","DOI":"10.1109\/ACCESS.2021.3089560","article-title":"A systematic mapping of introductory programming languages for novice learners","volume":"9","author":"Perera","year":"2021","journal-title":"IEEE Access"},{"key":"ref_20","doi-asserted-by":"crossref","unstructured":"El-Medany, W.M., and Ismail, Y. (2013, January 7\u20139). Mobile learning laboratory for hardware courses. Proceedings of the 2013 Fourth International Conference on e-Learning \u201cBest Practices in Management, Design and Development of e-Courses: Standards of Excellence and Creativity\u201d, Manama, Bahrain.","DOI":"10.1109\/ECONF.2013.63"},{"key":"ref_21","unstructured":"Lee, K. (2016). The DEVBOX Development Education Platform: An Environment for Introducing Verilog to Young Students. [Master\u2019s Thesis, University of British Columbia]."},{"key":"ref_22","doi-asserted-by":"crossref","unstructured":"Zhang, H., Lu, J., and Xu, W. (2023, January 1\u201313). Verilog OJ: Research and implementation of a Verilog HDL online judge system. Proceedings of the 2023 IEEE International Conference on Image Processing and Computer Applications (ICIPCA), Changchun, China.","DOI":"10.1109\/ICIPCA59209.2023.10257968"},{"key":"ref_23","doi-asserted-by":"crossref","unstructured":"Al Amin, R., Wiese, V., Jacobs, S., Hardebusch, T., Jaschke, S., and Obermaisser, R. (2025, January 22\u201325). Requirement analysis and didactic evaluation of a collaborative remote laboratory for FPGAs. Proceedings of the 2025 IEEE Global Engineering Education Conference (EDUCON), London, UK.","DOI":"10.1109\/EDUCON62633.2025.11016656"}],"container-title":["Future Internet"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/1999-5903\/17\/8\/333\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,9]],"date-time":"2025-10-09T18:16:00Z","timestamp":1760033760000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/1999-5903\/17\/8\/333"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7,25]]},"references-count":23,"journal-issue":{"issue":"8","published-online":{"date-parts":[[2025,8]]}},"alternative-id":["fi17080333"],"URL":"https:\/\/doi.org\/10.3390\/fi17080333","relation":{},"ISSN":["1999-5903"],"issn-type":[{"type":"electronic","value":"1999-5903"}],"subject":[],"published":{"date-parts":[[2025,7,25]]}}}