{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,28]],"date-time":"2026-06-28T07:25:20Z","timestamp":1782631520774,"version":"3.54.5"},"reference-count":14,"publisher":"MDPI AG","issue":"6","license":[{"start":{"date-parts":[[2019,5,28]],"date-time":"2019-05-28T00:00:00Z","timestamp":1559001600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","award":["Discovery 36401"],"award-info":[{"award-number":["Discovery 36401"]}],"id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Information"],"abstract":"<jats:p>This paper proposes a hardware realization of the crossover module in the genetic algorithm for the travelling salesman problem (TSP). In order to enhance performance, we employ a combination of pipelining and parallelization with a genetic algorithm (GA) processor to improve processing speed, as compared to software implementation. Simulation results showed that the proposed architecture is six times faster than the similar existing architecture. The presented field-programmable gate array (FPGA) implementation of PMX crossover operator is more than 400 times faster than in software.<\/jats:p>","DOI":"10.3390\/info10060184","type":"journal-article","created":{"date-parts":[[2019,5,28]],"date-time":"2019-05-28T11:18:09Z","timestamp":1559042289000},"page":"184","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["FPGA Implementation of Crossover Module of Genetic Algorithm"],"prefix":"10.3390","volume":"10","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5723-8648","authenticated-orcid":false,"given":"Narges","family":"Attarmoghaddam","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Victoria, Victoria, BC V8W 2Y2, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7950-1577","authenticated-orcid":false,"given":"Kin Fun","family":"Li","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Victoria, Victoria, BC V8W 2Y2, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6817-4870","authenticated-orcid":false,"given":"Awos","family":"Kanan","sequence":"additional","affiliation":[{"name":"Department of Computer Engineering, Princess Sumaya University for Technology, P.O. Box 1438, Al-Jubeiha, Amman 11941, Jordan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"1968","published-online":{"date-parts":[[2019,5,28]]},"reference":[{"key":"ref_1","unstructured":"Gallard, R.H., and Esquivel, S.C. (2001). Enhancing evolutionary algorithms through recombination and parallelism. J. Comput. Sci. Technol., 1, Available online: http:\/\/sedici.unlp.edu.ar\/bitstream\/handle\/10915\/9423\/Documento_completo.pdf?sequence=1&isAllowed=y."},{"key":"ref_2","unstructured":"Applegate, D.L., Bixby, R.E., Chvatal, V., and Cook, W.J. (2011). The Traveling Salesman Problem: A Computational Study, Princeton University Press. [2nd ed.]."},{"key":"ref_3","doi-asserted-by":"crossref","unstructured":"Vavouras, M., Papadimitriou, K., and Papaefstathiou, I. (2009, January 20\u201323). High-speed FPGA-based Implementations of a Genetic Algorithm. Proceedings of the International Symposium on Systems, Architectures, Modeling, and Simulation (SAMOS 2009), Samos, Greece.","DOI":"10.1109\/ICSAMOS.2009.5289236"},{"key":"ref_4","doi-asserted-by":"crossref","unstructured":"Matai, R., Singh, S., and Mittal, M.L. (2010). Traveling Salesman Problem: An Overview of Applications, Formulations, and Solution Approaches. Traveling Salesman Problem, Theory and Applications, IntechOpen.","DOI":"10.5772\/12909"},{"key":"ref_5","doi-asserted-by":"crossref","unstructured":"Skliarova, I., and Ferrari, A.B. (2002, January 17\u201320). FPGA-Based Implementation of Genetic Algorithm for the Traveling Salesman Problem and Its Industrial Application. Proceedings of the International Conference on Industrial, Engineering and Other Applications of Applied Intelligent Systems, Cairns, Australia.","DOI":"10.1007\/3-540-48035-8_9"},{"key":"ref_6","doi-asserted-by":"crossref","first-page":"1083","DOI":"10.21917\/ijsc.2015.0150","article-title":"Crossover Operations in Genetic Algorithms: A Review","volume":"6","author":"Umbarkar","year":"2015","journal-title":"ICTACT J. Soft Comput."},{"key":"ref_7","unstructured":"Ahmadi, F., Tati, R., Ahmadi, S., and Hossaini, V. (September, January 29). New Hardware Engine for Genetic Algorithms. Proceedings of the Fifth International Conference on Genetic and Evolutionary Computing, Kitakyushu, Japan."},{"key":"ref_8","doi-asserted-by":"crossref","first-page":"1551","DOI":"10.1109\/TCYB.2015.2451595","article-title":"High-Speed General Purpose Genetic Algorithm Processor","volume":"46","author":"Alinodehi","year":"2015","journal-title":"IEEE Trans. Cybern."},{"key":"ref_9","doi-asserted-by":"crossref","first-page":"86","DOI":"10.1145\/2927964.2927980","article-title":"Parallel Genetic Algorithms on Multiple FPGAs","volume":"43","author":"Guo","year":"2016","journal-title":"ACM SIGARCH Comput. Archit. News"},{"key":"ref_10","unstructured":"Mengxu, F., and Bin, T. (2015, January 22\u201324). FPGA Implementation of an Adaptive Genetic Algorithm. Proceedings of the 12th International Conference on Service Systems and Service Management (ICSSSM 2015), Guangzhou, China."},{"key":"ref_11","doi-asserted-by":"crossref","first-page":"1066","DOI":"10.1016\/j.asoc.2017.09.044","article-title":"A Fully Customizable Hardware Implementation for General Purpose Genetic Algorithms","volume":"62","author":"Peker","year":"2018","journal-title":"Appl. Soft Comput."},{"key":"ref_12","unstructured":"Torquato, M.F., and Fernandes, M.A. (2018). High-Performance Parallel Implementation of Genetic Algorithm on FPGA. arXiv, Available online: https:\/\/arxiv.org\/abs\/1806.11555."},{"key":"ref_13","doi-asserted-by":"crossref","unstructured":"Yan-cong, Z., Jun-hua, G., Yong-feng, D., and Huan-ping, H. (2011, January 23\u201325). Implementation of Genetic Algorithm for TSP Based on FPGA. Proceedings of the Chinese Control and Decision Conference, Mianyang, China.","DOI":"10.1109\/CCDC.2011.5968577"},{"key":"ref_14","doi-asserted-by":"crossref","first-page":"47980","DOI":"10.1109\/ACCESS.2018.2866491","article-title":"Fog Computing: Survey of Trends, Architectures, Requirements, and Research Directions","volume":"6","author":"Naha","year":"2018","journal-title":"IEEE Access"}],"container-title":["Information"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/2078-2489\/10\/6\/184\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T12:54:07Z","timestamp":1760187247000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/2078-2489\/10\/6\/184"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5,28]]},"references-count":14,"journal-issue":{"issue":"6","published-online":{"date-parts":[[2019,6]]}},"alternative-id":["info10060184"],"URL":"https:\/\/doi.org\/10.3390\/info10060184","relation":{},"ISSN":["2078-2489"],"issn-type":[{"value":"2078-2489","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,5,28]]}}}