{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,12]],"date-time":"2025-10-12T02:59:39Z","timestamp":1760237979521,"version":"build-2065373602"},"reference-count":35,"publisher":"MDPI AG","issue":"7","license":[{"start":{"date-parts":[[2020,7,7]],"date-time":"2020-07-07T00:00:00Z","timestamp":1594080000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100013076","name":"National Major Science and Technology Projects of China","doi-asserted-by":"publisher","award":["No.2018ZX03001006-002"],"award-info":[{"award-number":["No.2018ZX03001006-002"]}],"id":[{"id":"10.13039\/501100013076","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Information"],"abstract":"<jats:p>Fifth generation (5G) is a new generation mobile communication system developed for the growing demand for mobile communication. Channel coding is an indispensable part of most modern digital communication systems, for it can improve the transmission reliability and anti-interference. In order to meet the requirements of 5G communication, a dual threshold self-corrected minimum sum (DT-SCMS) algorithm for low-density parity-check (LDPC) decoders is proposed in this paper. Besides, an architecture of LDPC decoders is designed. By setting thresholds to judge the reliability of messages, the DT-SCMS algorithm erases unreliable messages, improving the decoding performance and efficiency. Simulation results show that the performance of DT-SCMS is better than that of SCMS. When the code rate is 1\/3, the performance of DT-SCMS has been improved by 0.2 dB at the bit error rate of       10   \u2212 4       compared with SCMS. In terms of the convergence, when the code rate is 2\/3, the number of iterations of DT-SCMS can be reduced by up to 20.46% compared with SCMS, and the average proportion of reduction is 18.68%.<\/jats:p>","DOI":"10.3390\/info11070355","type":"journal-article","created":{"date-parts":[[2020,7,8]],"date-time":"2020-07-08T11:47:46Z","timestamp":1594208866000},"page":"355","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Dual Threshold Self-Corrected Minimum Sum Algorithm for 5G LDPC Decoders"],"prefix":"10.3390","volume":"11","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7075-1657","authenticated-orcid":false,"given":"Rong","family":"Chen","sequence":"first","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences, Beijing 100029, China"},{"name":"School of Electronic, Electrical and Communication Engineering, University of Chinese Academy of Sciences, Beijing 100049, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8121-657X","authenticated-orcid":false,"given":"Lan","family":"Chen","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences, Beijing 100029, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"1968","published-online":{"date-parts":[[2020,7,7]]},"reference":[{"key":"ref_1","doi-asserted-by":"crossref","first-page":"116975","DOI":"10.1109\/ACCESS.2019.2936291","article-title":"Enabling Multi-Functional 5G and Beyond User Equipment: A Survey and Tutorial","volume":"7","author":"Huo","year":"2019","journal-title":"IEEE Access"},{"key":"ref_2","unstructured":"(2019, November 02). 3GPP. NR; Multiplexing and Channel Coding (TS 38.212 Release 15). 3GPP TS 38.212 V15.0.0. Available online: https:\/\/www.3gpp.org\/specifications."},{"key":"ref_3","doi-asserted-by":"crossref","first-page":"28","DOI":"10.1109\/MCOM.2018.1700839","article-title":"Design of Low-Density Parity Check Codes for 5G New Radio","volume":"56","author":"Richardson","year":"2018","journal-title":"IEEE Commun. Mag."},{"key":"ref_4","doi-asserted-by":"crossref","unstructured":"Nguyen, T.T.B., Nguyen Tan, T., and Lee, H. (2019). Efficient QC-LDPC Encoder for 5G New Radio. Electronics, 8.","DOI":"10.3390\/electronics8060668"},{"key":"ref_5","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1109\/TIT.1962.1057683","article-title":"Low-density parity-check code","volume":"8","author":"Gallager","year":"1962","journal-title":"Ire Trans. Inf. Theory"},{"key":"ref_6","doi-asserted-by":"crossref","first-page":"467","DOI":"10.1109\/TCE.2013.6626226","article-title":"Low-complexity multi-way and reconfigurable cyclic shift network of QC-LDPC decoder for Wi-Fi\/WIMAX applications","volume":"59","author":"Jung","year":"2013","journal-title":"IEEE Trans. Consum. Electron."},{"key":"ref_7","doi-asserted-by":"crossref","first-page":"72002","DOI":"10.1109\/ACCESS.2018.2880997","article-title":"Generalized LDPC codes for ultra reliable low latency communication in 5G and beyond","volume":"6","author":"Liu","year":"2018","journal-title":"IEEE Access"},{"key":"ref_8","doi-asserted-by":"crossref","unstructured":"Zhang, Y.S., Zhang, C., Yan, Z.Y., Chen, S., and Jiang, H.J. (2015, January 14\u201316). A high-throughput multi-rate LDPC decoder for error correction of solid-state drives. Proceedings of the 2015 IEEE Workshop on Signal Processing Systems (SiPS), Hangzhou, China.","DOI":"10.1109\/SiPS.2015.7345006"},{"key":"ref_9","doi-asserted-by":"crossref","first-page":"20180103","DOI":"10.1587\/elex.15.20180103","article-title":"A low complexity LDPC-BCH concatenated decoder for NAND flash memory","volume":"15","author":"Chen","year":"2018","journal-title":"IEICE Electron. Express"},{"key":"ref_10","doi-asserted-by":"crossref","first-page":"1645","DOI":"10.1049\/el:19961141","article-title":"Near Shannon limit performance of low density parity check codes","volume":"32","author":"MacKay","year":"1996","journal-title":"Electron. Lett."},{"key":"ref_11","doi-asserted-by":"crossref","first-page":"673","DOI":"10.1109\/26.768759","article-title":"Reduced complexity iterative decoding of low-density parity check codes based on belief propagation","volume":"47","author":"Fossorier","year":"1999","journal-title":"IEEE Trans. Commun."},{"key":"ref_12","doi-asserted-by":"crossref","first-page":"814","DOI":"10.1109\/LCOMM.2005.1506712","article-title":"An Improvement on the Modified Weighted Bit Flipping Decoding Algorithm for LDPC Codes","volume":"9","author":"Jiang","year":"2005","journal-title":"IEEE Commun. Lett."},{"key":"ref_13","doi-asserted-by":"crossref","first-page":"755","DOI":"10.1049\/el:20051060","article-title":"Implementation-efficient reliability ratio based weighted bit-flipping decoding for LDPC codes","volume":"41","author":"Lee","year":"2005","journal-title":"Electron. Lett."},{"key":"ref_14","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1186\/s13638-017-0885-4","article-title":"Improved symbol value selection for symbol flipping-based non-binary LDPC decoding","volume":"2017","author":"Balasuriya","year":"2017","journal-title":"Eurasip J. Wirel. Commun. Netw."},{"key":"ref_15","doi-asserted-by":"crossref","first-page":"20180195","DOI":"10.1587\/elex.15.20180195","article-title":"Improved gradient descent bit flipping decoder for LDPC codes on BSC channel","volume":"15","author":"Ren","year":"2018","journal-title":"IEICE Electron. Express"},{"key":"ref_16","doi-asserted-by":"crossref","first-page":"20150738","DOI":"10.1587\/elex.12.20150738","article-title":"Conditional termination check min-sum algorithm for efficient LDPC decoders","volume":"12","author":"Cho","year":"2015","journal-title":"IEICE Electron. Express"},{"key":"ref_17","doi-asserted-by":"crossref","first-page":"208","DOI":"10.1109\/4234.1001666","article-title":"Density evolution for two improved BP-based decoding algorithms of LDPC codes","volume":"6","author":"Chen","year":"2002","journal-title":"IEEE Commun. Lett."},{"key":"ref_18","doi-asserted-by":"crossref","first-page":"406","DOI":"10.1109\/26.990903","article-title":"Near optimum universal belief propagation based decoding of low-density parity check codes","volume":"50","author":"Chen","year":"2002","journal-title":"IEEE Trans. Commun."},{"key":"ref_19","doi-asserted-by":"crossref","first-page":"667","DOI":"10.1109\/LCOMM.2010.07.100508","article-title":"Adaptive-normalized\/offset min-sum algorithm","volume":"14","author":"Wu","year":"2010","journal-title":"IEEE Commun. Lett."},{"key":"ref_20","doi-asserted-by":"crossref","first-page":"734","DOI":"10.1109\/TBC.2017.2686011","article-title":"Offset and normalized min-sum algorithms for ATSC 3.0 LDPC decoder","volume":"63","author":"Myung","year":"2017","journal-title":"IEEE Trans. Broadcasting"},{"key":"ref_21","unstructured":"Hu, X.Y., Eleftheriou, E., Arnold, D.M., and Dholakia, A. (2001, January 25\u201329). Efficient implementations of the sum-product algorithm for decoding LDPC codes. Proceedings of the GLOBECOM\u201901. IEEE Global Telecommunications Conference (Cat. No.01CH37270), San Antonio, TX, USA."},{"key":"ref_22","doi-asserted-by":"crossref","first-page":"1288","DOI":"10.1109\/TCOMM.2005.852852","article-title":"Reduced-complexity decoding of LDPC codes","volume":"53","author":"Chen","year":"2005","journal-title":"IEEE Trans. Commun."},{"key":"ref_23","doi-asserted-by":"crossref","first-page":"116","DOI":"10.1049\/el:20092323","article-title":"Simplified sum-product algorithm for decoding LDPC codes with optimal performance","volume":"45","author":"Papaharalabos","year":"2009","journal-title":"Electron. Lett."},{"key":"ref_24","doi-asserted-by":"crossref","first-page":"20180828","DOI":"10.1587\/elex.16.20180828","article-title":"An improved implementation of sum-product algorithm for LDPC decoder","volume":"16","author":"Wang","year":"2019","journal-title":"IEICE Electron. Express"},{"key":"ref_25","doi-asserted-by":"crossref","unstructured":"Fan, J., and Yang, H. (2009, January 16\u201318). A new forced convergence decoding scheme for LDPC codes. Proceedings of the 2009 IEEE International Conference on Communications Technology and Applications, Beijing, China.","DOI":"10.1109\/ICCOMTA.2009.5349137"},{"key":"ref_26","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1007\/s11432-012-4710-8","article-title":"Forced-convergence decoding for LDPC-coded modulation","volume":"56","author":"Dai","year":"2013","journal-title":"Sci. China Inf. Sci."},{"key":"ref_27","doi-asserted-by":"crossref","unstructured":"Shin, D., Heo, K., Oh, S., and Ha, J. (2007, January 22\u201325). A Stopping Criterion for Low-Density Parity-Check Codes. Proceedings of the IEEE 65th Vehicular Technology Conference, VTC Spring 2007, Dublin, Ireland.","DOI":"10.1109\/VETECS.2007.319"},{"key":"ref_28","doi-asserted-by":"crossref","first-page":"114","DOI":"10.1049\/el.2014.3468","article-title":"Before convergence early stopping criterion for inner LDPC code in DVB standards","volume":"51","author":"Marchand","year":"2014","journal-title":"Electron. Lett."},{"key":"ref_29","first-page":"56","article-title":"Design of a high-throughput QC-LDPC decoder with TDMP scheduling","volume":"62","author":"Zhao","year":"2014","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"ref_30","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1109\/LCOMM.2017.2718523","article-title":"An imprecise stopping criterion based on in-between layers partial syndromes","volume":"22","author":"Declercq","year":"2018","journal-title":"IEEE Commun. Lett."},{"key":"ref_31","doi-asserted-by":"crossref","unstructured":"Savin, V. (2008, January 6\u201311). Self-corrected min-sum decoding of ldpc codes. Proceedings of the 2008 IEEE International Symposium on Information Theory, Toronto, ON, Canada.","DOI":"10.1109\/ISIT.2008.4594965"},{"key":"ref_32","doi-asserted-by":"crossref","unstructured":"Boncalo, O., Alexandria, A., and Savin, V. (2014, January 7\u201310). Memory efficient implementation of self-corrected min-sum LDPC decoder. Proceedings of the 21st IEEE International Conference on Electronics, Circuits and Systems (ICECS), Marseille, France.","DOI":"10.1109\/ICECS.2014.7049980"},{"key":"ref_33","doi-asserted-by":"crossref","first-page":"169","DOI":"10.1007\/s10470-015-0639-3","article-title":"Memory trade-offs in layered self-corrected min-sum LDPC decoders","volume":"87","author":"Boncalo","year":"2016","journal-title":"Analog Integr. Circuits Signal Process."},{"key":"ref_34","doi-asserted-by":"crossref","unstructured":"Diamantopoulos, D., Xydis, S., Siozios, K., and Soudris, D. (2015, January 14\u201317). Dynamic memory management in vivado-hls for scalable many-accelerator architectures. Proceedings of the 11th International Symposium on Applied Reconfigurable Computing, Bochum, Germany.","DOI":"10.1007\/978-3-319-16214-0_10"},{"key":"ref_35","doi-asserted-by":"crossref","unstructured":"Salaskar, A., and Chandrachoodan, N. (2016, January 24\u201327). FFT\/IFFT implementation using Vivado\u2122 HLS. Proceedings of the 20th IEEE International Symposium on VLSI Design and Test (VDAT), Guwahati, India.","DOI":"10.1109\/ISVDAT.2016.8064896"}],"container-title":["Information"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/2078-2489\/11\/7\/355\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T09:48:42Z","timestamp":1760176122000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/2078-2489\/11\/7\/355"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7,7]]},"references-count":35,"journal-issue":{"issue":"7","published-online":{"date-parts":[[2020,7]]}},"alternative-id":["info11070355"],"URL":"https:\/\/doi.org\/10.3390\/info11070355","relation":{},"ISSN":["2078-2489"],"issn-type":[{"type":"electronic","value":"2078-2489"}],"subject":[],"published":{"date-parts":[[2020,7,7]]}}}