{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,8]],"date-time":"2026-06-08T23:59:00Z","timestamp":1780963140029,"version":"3.54.1"},"reference-count":47,"publisher":"MDPI AG","issue":"1","license":[{"start":{"date-parts":[[2018,1,8]],"date-time":"2018-01-08T00:00:00Z","timestamp":1515369600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Information"],"abstract":"<jats:p>Lightweight cryptographic solutions are required to guarantee the security of Internet of Things (IoT) pervasiveness. Cryptographic primitives mandate a non-linear operation. The design of a lightweight, secure, non-linear 4 \u00d7 4 substitution box (S-box) suited to Internet of Things (IoT) applications is proposed in this work. The structure of the 4 \u00d7 4 S-box is devised in the finite fields GF (24) and GF ((22)2). The finite field S-box is realized by multiplicative inversion followed by an affine transformation. The multiplicative inverse architecture employs Euclidean algorithm for inversion in the composite field GF ((22)2). The affine transformation is carried out in the field GF (24). The isomorphic mapping between the fields GF (24) and GF ((22)2) is based on the primitive element in the higher order field GF (24). The recommended finite field S-box architecture is combinational and enables sub-pipelining. The linear and differential cryptanalysis validates that the proposed S-box is within the maximal security bound. It is observed that there is 86.5% lesser gate count for the realization of sub field operations in the composite field GF ((22)2) compared to the GF (24) field. In the PRESENT lightweight cipher structure with the basic loop architecture, the proposed S-box demonstrates 5% reduction in the gate equivalent area over the look-up-table-based S-box with TSMC 180 nm technology.<\/jats:p>","DOI":"10.3390\/info9010013","type":"journal-article","created":{"date-parts":[[2018,1,8]],"date-time":"2018-01-08T12:26:02Z","timestamp":1515414362000},"page":"13","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":28,"title":["Lightweight S-Box Architecture for Secure Internet of Things"],"prefix":"10.3390","volume":"9","author":[{"given":"A.","family":"Prathiba","sequence":"first","affiliation":[{"name":"School of Electronics Engineering, VIT University Chennai, Tamil Nadu 600127, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3819-1952","authenticated-orcid":false,"given":"V.","family":"Bhaaskaran","sequence":"additional","affiliation":[{"name":"School of Electronics Engineering, VIT University Chennai, Tamil Nadu 600127, India"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"1968","published-online":{"date-parts":[[2018,1,8]]},"reference":[{"key":"ref_1","doi-asserted-by":"crossref","unstructured":"Singh, S., Sharma, P.K., Moon, S.Y., and Park, J.H. (2017). Advanced lightweight encryption algorithms for IoT devices: Survey, challenges and solutions. J. Ambient Intell. Hum. Comput., 1\u201318.","DOI":"10.1007\/s12652-017-0494-4"},{"key":"ref_2","unstructured":"Katagi, M., and Moriai, S. (2008). Lightweight cryptography for the internet of things. Sony Corp., 7\u201310."},{"key":"ref_3","doi-asserted-by":"crossref","unstructured":"Xu, T., Wendt, J.B., and Potkonjak, M. (2014, January 2\u20136). Security of IoT systems: Design challenges and opportunities. Proceedings of the 2014 IEEE\/ACM International Conference on Computer-Aided Design, San Jose, CA, USA.","DOI":"10.1109\/ICCAD.2014.7001385"},{"key":"ref_4","unstructured":"Daniel, D., Le Corre, Y., Khovratovich, D., Perrin, L., Grobschadl, J., and Biryukov, A. (2018, January 01). Triathlon of Lightweight Block Ciphers for the Internet of Things. Available online: http:\/\/orbilu.uni.lu\/bitstream\/10993\/25565\/1\/209.pdf."},{"key":"ref_5","doi-asserted-by":"crossref","unstructured":"McKay, K.A., Bassham, L., Turan, M.S., and Mouha, N. (2016). Report on Lightweight Cryptography, National Institute of Standards and Technology (NIST). NIST DRAFT NISTIR 8114.","DOI":"10.6028\/NIST.IR.8114"},{"key":"ref_6","doi-asserted-by":"crossref","unstructured":"Batra, I., Luhach, A.K., and Pathak, N. (2016, January 4\u20135). Research and Analysis of Lightweight Cryptographic Solutions for Internet of Things. Proceedings of the Second International Conference on Information and Communication Technology for Competitive Strategies, Udaipur, India.","DOI":"10.1145\/2905055.2905229"},{"key":"ref_7","first-page":"85","article-title":"Hybrid Lightweight and Robust Encryption Design for Security in IoT","volume":"9","author":"Patil","year":"2015","journal-title":"Int. J. Secur. Its Appl."},{"key":"ref_8","unstructured":"(2016, January 10). Lightweight Cryptography for the IoE. Available online: http:\/\/semiengineering.com\/lightweight-cryptography-for-the-ioe\/."},{"key":"ref_9","unstructured":"Shamir, A., Biryukov, A., and Perrin, L.P. (2017). Summary of an Open Discussion on IoT and Lightweight Cryptography. Proceedings of Early Symmetric Crypto Workshop, University of Luxembourg."},{"key":"ref_10","unstructured":"Biryukov, A., and Perrin, L. (2017). State of the Art in Lightweight Symmetric Cryptography, International Association for Cryptologic Research."},{"key":"ref_11","first-page":"36","article-title":"FPGA-based 40.9-Gbits\/s masked AES with area optimization for storage area network","volume":"60","author":"Wang","year":"2013","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"ref_12","doi-asserted-by":"crossref","first-page":"261","DOI":"10.1023\/A:1023252403567","article-title":"Rijndael FPGA implementations utilising look-up tables","volume":"34","author":"McLoone","year":"2003","journal-title":"J. VLSI Signal Process. Syst. Signal Image Video Technol."},{"key":"ref_13","first-page":"158","article-title":"Analysis of the SMS4 block cipher","volume":"4586","author":"Liu","year":"2007","journal-title":"ACISP"},{"key":"ref_14","doi-asserted-by":"crossref","first-page":"707","DOI":"10.4218\/etrij.08.0108.0194","article-title":"High-Speed Hardware Architectures for ARIA with Composite Field Arithmetic and Area-Throughput Trade-Offs","volume":"30","author":"Lee","year":"2008","journal-title":"ETRI J."},{"key":"ref_15","doi-asserted-by":"crossref","first-page":"142","DOI":"10.1109\/TIFS.2014.2365734","article-title":"Implementation of a new lightweight encryption design for embedded security","volume":"10","author":"Bansod","year":"2015","journal-title":"IEEE Trans. Inf. Forensics Secur."},{"key":"ref_16","doi-asserted-by":"crossref","first-page":"148","DOI":"10.1016\/j.compeleceng.2011.11.022","article-title":"A comparative study of hardware architectures for lightweight block ciphers","volume":"38","author":"Kitsos","year":"2012","journal-title":"Comput. Electr. Eng."},{"key":"ref_17","doi-asserted-by":"crossref","first-page":"20","DOI":"10.1016\/j.vlsi.2005.12.008","article-title":"FPGA implementations of the ICEBERG block cipher","volume":"40","author":"Standaert","year":"2007","journal-title":"Integr. VLSI J."},{"key":"ref_18","doi-asserted-by":"crossref","first-page":"89","DOI":"10.1016\/S1005-8885(08)60232-0","article-title":"Low-power and area-optimized VLSI implementation of AES coprocessor for Zigbee system","volume":"16","author":"Li","year":"2009","journal-title":"J. China Univ. Posts Telecommun."},{"key":"ref_19","doi-asserted-by":"crossref","first-page":"1753","DOI":"10.1109\/TVLSI.2009.2025952","article-title":"692-nW Advanced Encryption Standard (AES) on a 0.13-\u00b5m CMOS","volume":"18","author":"Good","year":"2010","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"ref_20","doi-asserted-by":"crossref","first-page":"1151","DOI":"10.1109\/TVLSI.2011.2141693","article-title":"Construction of optimum composite field architecture for compact high-throughput aes s-boxes","volume":"20","author":"Wong","year":"2012","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"ref_21","doi-asserted-by":"crossref","first-page":"957","DOI":"10.1109\/TVLSI.2004.832943","article-title":"High-speed VLSI architectures for the AES algorithm","volume":"12","author":"Zhang","year":"2004","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"ref_22","first-page":"239","article-title":"A compact Rijndael hardware architecture with S-box optimization","volume":"2248","author":"Satoh","year":"2001","journal-title":"Asiacrypt"},{"key":"ref_23","first-page":"171","article-title":"Efficient Rijndael encryption implementation with composite field arithmetic","volume":"2162","author":"Rudra","year":"2001","journal-title":"CHES"},{"key":"ref_24","doi-asserted-by":"crossref","unstructured":"Canright, D. (2005). A very compact S-box for AES. International Workshop on Cryptographic Hardware and Embedded Systems, Springer.","DOI":"10.1007\/11545262_32"},{"key":"ref_25","doi-asserted-by":"crossref","first-page":"471","DOI":"10.1049\/iet-cds.2010.0435","article-title":"Composite field GF (((22)2)2) Advanced Encryption Standard (AES) S-box with algebraic normal form representation in the subfield inversion","volume":"5","author":"Wong","year":"2011","journal-title":"IET Circuits Dev. Syst."},{"key":"ref_26","doi-asserted-by":"crossref","first-page":"40","DOI":"10.1109\/MCAS.2010.936785","article-title":"Finite field arithmetic for cryptography","volume":"10","author":"Savas","year":"2010","journal-title":"IEEE Circuits Syst. Mag."},{"key":"ref_27","unstructured":"Deschamps, J.-P., Ima\u00f1a, J.L., and Sutter, G.D. (2009). Hardware Implementation of Finite-Field Arithmetic, McGraw-Hill."},{"key":"ref_28","doi-asserted-by":"crossref","first-page":"1231","DOI":"10.1109\/TC.2004.83","article-title":"Optimal tower fields","volume":"53","author":"Baktir","year":"2004","journal-title":"IEEE Trans. Comput."},{"key":"ref_29","doi-asserted-by":"crossref","first-page":"153","DOI":"10.1007\/s001450010012","article-title":"Efficient arithmetic in finite field extensions with application in elliptic curve cryptography","volume":"14","author":"Bailey","year":"2001","journal-title":"J. Cryptol."},{"key":"ref_30","unstructured":"Olofsson, M. (2002). VLSI Aspects on Inversion in Finite Fields, Department of Electrical Engineering, Link\u00f6pings Universitet."},{"key":"ref_31","doi-asserted-by":"crossref","first-page":"207","DOI":"10.1023\/A:1013860532636","article-title":"Itoh-Tsujii inversion in standard basis and its application in cryptography and codes","volume":"25","author":"Guajardo","year":"2002","journal-title":"Des. Codes Cryptogr."},{"key":"ref_32","doi-asserted-by":"crossref","first-page":"1391","DOI":"10.1109\/TC.2003.1244937","article-title":"Constructing composite field representations for efficient conversion","volume":"52","author":"Sunar","year":"2003","journal-title":"IEEE Trans. Comput."},{"key":"ref_33","unstructured":"Lv, J., Kalla, P., and Enescu, F. (2012, January 12\u201316). Efficient gr\u00f6bner basis reductions for formal verification of Galois field multipliers. Proceedings of the Design, Automation & Test in Europe Conference & Exhibition (DATE), Dresden, Germany."},{"key":"ref_34","doi-asserted-by":"crossref","first-page":"161","DOI":"10.1016\/j.dam.2005.02.001","article-title":"Affine equivalence in the AES round function","volume":"148","author":"Youssef","year":"2005","journal-title":"Discrete Appl. Math."},{"key":"ref_35","first-page":"158","article-title":"A new approach for designing key-dependent S-box defined over GF (24) in AES","volume":"4","author":"Elgarf","year":"2012","journal-title":"Int. J. Comput. Theory Eng."},{"key":"ref_36","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1016\/j.jnca.2014.09.006","article-title":"A comprehensive survey of modern symmetric cryptographic solutions for resource constrained environments","volume":"49","author":"Kong","year":"2015","journal-title":"J. Netw. Comput. Appl."},{"key":"ref_37","doi-asserted-by":"crossref","first-page":"522","DOI":"10.1109\/MDT.2007.178","article-title":"A survey of lightweight-cryptography implementations","volume":"24","author":"Eisenbarth","year":"2007","journal-title":"IEEE Des. Test Comput."},{"key":"ref_38","doi-asserted-by":"crossref","unstructured":"Sbeiti, M., Silbermann, M., Poschmann, A., and Paar, C. (2009, January 1\u20133). Design space exploration of present implementations for FPGAs. Proceedings of the 5th Southern Conference on Programmable Logic, Sao Carlos, Brazil.","DOI":"10.1109\/SPL.2009.4914893"},{"key":"ref_39","doi-asserted-by":"crossref","first-page":"106","DOI":"10.1007\/978-3-540-70550-5_12","article-title":"Energy and performance evaluation of an FPGA-based SoC platform with AES and PRESENT coprocessors","volume":"5114","author":"Guo","year":"2008","journal-title":"Lect. Notes Comput. Sci."},{"key":"ref_40","doi-asserted-by":"crossref","unstructured":"Tay, J.J., Wong, M.L.D., Wong, M.M., Zhang, C., and Hijazin, I. (2015, January 4\u20139). Compact FPGA implementation of PRESENT with Boolean S-Box. Proceedings of the 6th Asia Symposium on Quality Electronic Design (ASQED), Kula Lumpur, Malaysia.","DOI":"10.1109\/ACQED.2015.7274024"},{"key":"ref_41","first-page":"450","article-title":"PRESENT: An ultra-lightweight block cipher","volume":"4727","author":"Bogdanov","year":"2007","journal-title":"CHES"},{"key":"ref_42","unstructured":"Leander, G., and Poschmann, A. (2007, January 21\u201322). On the classification of 4 bit S-boxes. Proceedings of the 1st international Workshop on Arithmetic of Finite Fields, Madrid, Spain."},{"key":"ref_43","doi-asserted-by":"crossref","unstructured":"Zhang, W., Bao, Z., Rijmen, V., and Liu, M. (2015). A New Classification of 4-bit Optimal S-boxes and its Application to PRESENT, RECTANGLE and SPONGENT. International Workshop on Fast Software Encryption, Springer.","DOI":"10.1007\/978-3-662-48116-5_24"},{"key":"ref_44","first-page":"1","article-title":"RECTANGLE: A bit-slice lightweight block cipher suitable for multiple platforms","volume":"58","author":"Zhang","year":"2015","journal-title":"Sci. China Inf. Sci."},{"key":"ref_45","unstructured":"Poschmann, A.Y. (2009). Lightweight Cryptography: Cryptographic Engineering for a Pervasive World. [Ph.D. Thesis, Ruhr University Bochum]."},{"key":"ref_46","doi-asserted-by":"crossref","unstructured":"Satoh, A., and Morioka, S. (2003). Hardware-focused performance comparison for the standard block ciphers AES, CAMELIA, and Triple-DES. International Conference on Information Security, Springer.","DOI":"10.1007\/10958513_20"},{"key":"ref_47","doi-asserted-by":"crossref","unstructured":"Shirai, T., Shibutani, K., Akishita, T., Moriai, S., and Iwata, T. (2007, January 26\u201328). The 128-bit blockcipher CLEFIA. Proceedings of the 14th International Workshop on Fast Software Encryption\u2014FSE\u201907, Luxembourg.","DOI":"10.1007\/978-3-540-74619-5_12"}],"container-title":["Information"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/2078-2489\/9\/1\/13\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T14:50:31Z","timestamp":1760194231000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/2078-2489\/9\/1\/13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,1,8]]},"references-count":47,"journal-issue":{"issue":"1","published-online":{"date-parts":[[2018,1]]}},"alternative-id":["info9010013"],"URL":"https:\/\/doi.org\/10.3390\/info9010013","relation":{},"ISSN":["2078-2489"],"issn-type":[{"value":"2078-2489","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,1,8]]}}}