{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T05:54:40Z","timestamp":1774331680153,"version":"3.50.1"},"reference-count":9,"publisher":"MDPI AG","issue":"5","license":[{"start":{"date-parts":[[2019,5,10]],"date-time":"2019-05-10T00:00:00Z","timestamp":1557446400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J. Imaging"],"abstract":"<jats:p>Nine articles have been published in this Special Issue on image processing using field programmable gate arrays (FPGAs). The papers address a diverse range of topics relating to the application of FPGA technology to accelerate image processing tasks. The range includes: Custom processor design to reduce the programming burden; memory management for full frames, line buffers, and image border management; image segmentation through background modelling, online K-means clustering, and generalised Laplacian of Gaussian filtering; connected components analysis; and visually lossless image compression.<\/jats:p>","DOI":"10.3390\/jimaging5050053","type":"journal-article","created":{"date-parts":[[2019,5,13]],"date-time":"2019-05-13T03:57:07Z","timestamp":1557719827000},"page":"53","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":19,"title":["Image Processing Using FPGAs"],"prefix":"10.3390","volume":"5","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1025-3680","authenticated-orcid":false,"given":"Donald G.","family":"Bailey","sequence":"first","affiliation":[{"name":"Department of Mechanical and Electrical Engineering, School of Food and Advanced Technology, Massey University, Palmerston North 4442, New Zealand"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"1968","published-online":{"date-parts":[[2019,5,10]]},"reference":[{"key":"ref_1","doi-asserted-by":"crossref","unstructured":"Siddiqui, F., Amiri, S., Minhas, U.I., Deng, T., Woods, R., Rafferty, K., and Crookes, D. (2019). FPGA-based processor acceleration for image processing applications. J. Imaging, 5.","DOI":"10.3390\/jimaging5010016"},{"key":"ref_2","doi-asserted-by":"crossref","unstructured":"Garcia, P., Bhowmik, D., Stewart, R., Michaelson, G., and Wallace, A. (2019). Optimized memory allocation and power minimization for FPGA-based image processing. J. Imaging, 5.","DOI":"10.3390\/jimaging5010007"},{"key":"ref_3","doi-asserted-by":"crossref","unstructured":"Shi, R., Wong, J.S., and So, H.K.H. (2019). High-throughput line buffer microarchitecture for arbitrary sized streaming image processing. J. Imaging, 5.","DOI":"10.3390\/jimaging5030034"},{"key":"ref_4","doi-asserted-by":"crossref","unstructured":"Bailey, D.G., and Ambikumar, A.S. (2018). Border handling for 2D transpose filter structures on an FPGA. J. Imaging, 4.","DOI":"10.3390\/jimaging4120138"},{"key":"ref_5","doi-asserted-by":"crossref","unstructured":"Chen, A.T.Y., Gupta, R., Borzenko, A., Wang, K.I.K., and Biglari-Abhari, M. (2018). Accelerating SuperBE with hardware\/software co-design. J. Imaging, 4.","DOI":"10.3390\/jimaging4100122"},{"key":"ref_6","doi-asserted-by":"crossref","unstructured":"Badawi, A., and Bilal, M. (2019). High-level synthesis of online K-Means clustering hardware for a real-time image processing pipeline. J. Imaging, 5.","DOI":"10.3390\/jimaging5030038"},{"key":"ref_7","doi-asserted-by":"crossref","unstructured":"Zhou, H., Machupalli, R., and Mandal, M. (2019). Efficient FPGA implementation of automatic nuclei detection in histopathology images. J. Imaging, 5.","DOI":"10.3390\/jimaging5010021"},{"key":"ref_8","doi-asserted-by":"crossref","unstructured":"Bailey, D.G., and Klaiber, M.J. (2019). Zig-zag based single pass connected components analysis. J. Imaging, 5.","DOI":"10.3390\/jimaging5040045"},{"key":"ref_9","doi-asserted-by":"crossref","unstructured":"Wang, Z., Tran, T.H., Muthappa, P.K., and Simon, S. (2019). A JND-based pixel-domain algorithm and hardware architecture for perceptual image coding. J. Imaging, 5.","DOI":"10.3390\/jimaging5050050"}],"container-title":["Journal of Imaging"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/2313-433X\/5\/5\/53\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T12:50:40Z","timestamp":1760187040000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/2313-433X\/5\/5\/53"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5,10]]},"references-count":9,"journal-issue":{"issue":"5","published-online":{"date-parts":[[2019,5]]}},"alternative-id":["jimaging5050053"],"URL":"https:\/\/doi.org\/10.3390\/jimaging5050053","relation":{},"ISSN":["2313-433X"],"issn-type":[{"value":"2313-433X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,5,10]]}}}