{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,12]],"date-time":"2025-10-12T04:37:08Z","timestamp":1760243828885,"version":"build-2065373602"},"reference-count":29,"publisher":"MDPI AG","issue":"3","license":[{"start":{"date-parts":[[2011,2,24]],"date-time":"2011-02-24T00:00:00Z","timestamp":1298505600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/3.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Sensors"],"abstract":"<jats:p>This article describes an image processing system based on an intelligent ad-hoc camera, whose two principle elements are a high speed 1.2 megapixel Complementary Metal Oxide Semiconductor (CMOS) sensor and a Field Programmable Gate Array (FPGA). The latter is used to control the various sensor parameter configurations and, where desired, to receive and process the images captured by the CMOS sensor. The flexibility and versatility offered by the new FPGA families makes it possible to incorporate microprocessors into these reconfigurable devices, and these are normally used for highly sequential tasks unsuitable for parallelization in hardware. For the present study, we used a Xilinx XC4VFX12 FPGA, which contains an internal Power PC (PPC) microprocessor. In turn, this contains a standalone system which manages the FPGA image processing hardware and endows the system with multiple software options for processing the images captured by the CMOS sensor. The system also incorporates an Ethernet channel for sending processed and unprocessed images from the FPGA to a remote node. Consequently, it is possible to visualize and configure system operation and captured and\/or processed images remotely.<\/jats:p>","DOI":"10.3390\/s110302282","type":"journal-article","created":{"date-parts":[[2011,2,25]],"date-time":"2011-02-25T01:55:21Z","timestamp":1298598921000},"page":"2282-2303","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":19,"title":["Efficient Smart CMOS Camera Based on FPGAs Oriented to Embedded Image Processing"],"prefix":"10.3390","volume":"11","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6964-0036","authenticated-orcid":false,"given":"Ignacio","family":"Bravo","sequence":"first","affiliation":[{"name":"Electronics Department, University of Alcala, Alcala de Henares, Madrid 28871, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Javier","family":"Bali\u00f1as","sequence":"additional","affiliation":[{"name":"Electronics Department, University of Alcala, Alcala de Henares, Madrid 28871, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7887-4689","authenticated-orcid":false,"given":"Alfredo","family":"Gardel","sequence":"additional","affiliation":[{"name":"Electronics Department, University of Alcala, Alcala de Henares, Madrid 28871, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5048-7134","authenticated-orcid":false,"given":"Jos\u00e9 L.","family":"L\u00e1zaro","sequence":"additional","affiliation":[{"name":"Electronics Department, University of Alcala, Alcala de Henares, Madrid 28871, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Felipe","family":"Espinosa","sequence":"additional","affiliation":[{"name":"Electronics Department, University of Alcala, Alcala de Henares, Madrid 28871, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jorge","family":"Garc\u00eda","sequence":"additional","affiliation":[{"name":"Electronics Department, University of Alcala, Alcala de Henares, Madrid 28871, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"1968","published-online":{"date-parts":[[2011,2,24]]},"reference":[{"key":"ref_1","doi-asserted-by":"crossref","first-page":"718","DOI":"10.1007\/978-3-540-76386-4_68","article-title":"An FPGA-Based Smart Camera for Gesture Recognition in HCI Applications","volume":"4843","author":"Shi","year":"2007","journal-title":"Lect. Note. Comput. Sci"},{"key":"ref_2","unstructured":"Haritaoglu, I, Harwood, D, and Davis, L (1999, January 26). Multiple People Detection and Tracking Using Silhouettes. Fort Collins, CO, USA."},{"key":"ref_3","unstructured":"Mustafah, YM, Bigdeli, A, Azman, AW, and Lovell, BC (2007, January 28). Smart Cameras Enabling Automated Face Recognition in the Crowd for Intelligent Surveillance System. Melbourne, Australia."},{"key":"ref_4","doi-asserted-by":"crossref","first-page":"84","DOI":"10.1109\/MPRV.2005.36","article-title":"Smart Camera Phones: Limits and Applications","volume":"4","author":"Tierno","year":"2005","journal-title":"IEEE Pervas. Comput"},{"key":"ref_5","doi-asserted-by":"crossref","unstructured":"Tian, G, Li, J, and Chen, B (2010, January 18\u201320). A New Mobile Police Spatial Information Service Grid Computing Model Based on Mobile Agent. Beijing, China.","DOI":"10.1109\/GEOINFORMATICS.2010.5567652"},{"key":"ref_6","first-page":"153","article-title":"Architecture Based on FPGA\u2019s for Real-Time Image Processing","volume":"3985","author":"Bravo","year":"2006","journal-title":"Lect. Note. Comput. Sci"},{"key":"ref_7","doi-asserted-by":"crossref","first-page":"9232","DOI":"10.3390\/s101009232","article-title":"Intelligent Architecture Based on FPGAs Designed to Detect Moving Objects by Using PCA","volume":"10","author":"Bravo","year":"2010","journal-title":"Sensors"},{"key":"ref_8","unstructured":"Datasheets: 1.3-Megapixel CMOS Active-Pixel Digital Image Sensor MT9M413C36STM. Available online: http:\/\/www.micron.com\/products\/partdetail?part=MT9M413C36STM (accessed on 2 February 2011)."},{"key":"ref_9","unstructured":"Arnold, JM, Buell, DA, and Davis, EG (July, January 29). SPLASH 2. San Diego, CA, USA."},{"key":"ref_10","unstructured":"Ziegler, H, So, B, Hall, M, and Diniz, PC (2002, January 22\u201324). Coarse-Grain Pipelining on Multiple FPGA Architectures. Napa, CA, USA."},{"key":"ref_11","unstructured":"Piacentino, MR, van der Wal, GS, and Hansen, MW (1999, January 20\u201323). Reconfigurable Elements for a Video Pipeline Processor. Napa, CA, USA."},{"key":"ref_12","unstructured":"Hamid, G (December, January 5). An FPGA-Bases Coprocessor for Image Processing. London, UK."},{"key":"ref_13","unstructured":"Wiatr, K (1996, January 14\u201318). Pipeline Architecture of Specialized Reconfigurable Processors in FPGA Structures for Real Time Image Pre-Processing. Beijing, China."},{"key":"ref_14","doi-asserted-by":"crossref","unstructured":"Guccione, S, and Hartenstein, R Alphabetical List of Reconfigurable Computing Architectures. Available online: http:\/\/www.site.uottawa.ca\/~rabielmo\/personal\/rc.html (accessed on 2 February 2011).","DOI":"10.1007\/978-1-4614-0061-5_2"},{"key":"ref_15","unstructured":"Dawood, AS, Visser, SJ, and Willianms, JA (2002, January 1\u20133). Reconfigurable FPGAs for Real Time Processing in Space. Santorini, Greece."},{"key":"ref_16","doi-asserted-by":"crossref","first-page":"1543","DOI":"10.1109\/TIP.2003.819226","article-title":"Accelerated Image Processing on FPGAs","volume":"12","author":"Draper","year":"2003","journal-title":"IEEE Trans. Image Process"},{"key":"ref_17","doi-asserted-by":"crossref","unstructured":"Arias-Estrada, M, and Rodr\u00edguez-Palacios, E (2002, January 2\u20134). An FPGA Co-Processor for Real-Time Visual Tracking. Montpellier, France.","DOI":"10.1007\/3-540-46117-5_73"},{"key":"ref_18","doi-asserted-by":"crossref","first-page":"1917","DOI":"10.1016\/S0031-3203(01)00156-X","article-title":"A Parallel Algorithm for Real-Time Object Recognition","volume":"35","author":"Meribout","year":"2002","journal-title":"J. Patt. Recog"},{"key":"ref_19","first-page":"462","article-title":"Hardware Implementation of Optical Flow Constraint Equation Using FPGAs","volume":"48","author":"Zuloaga","year":"2005","journal-title":"Comput. Vision Image Understand"},{"key":"ref_20","unstructured":"D\u00edaz, J (2006). Multimodal Bio-Inspired Vision System. High Performance Motion and Stereo Processing Architecture, Ph.D. Thesis,."},{"key":"ref_21","unstructured":"Kleihorst, R, Schueler, B, Danilin, A, and Heijligers, M (2006, January 31). Smart Camera Mote with High Performance Vision System. Boulder, CO, USA."},{"key":"ref_22","unstructured":"Jeanne, V, Jegaden, FX, Kleihorst, R, Danilinand, A, and Schueler, B (2006, January 31). Real-Time Face Detectionona Dual-Sensor Smart Camera Using Smooth-Edges Technique. Boulder, CO, USA."},{"key":"ref_23","doi-asserted-by":"crossref","unstructured":"Mosqueron, R, Dubois, J, and Paindavoine, M (2007). High-Speed Smart Camera with High Resolution. J Embed Syst.","DOI":"10.1186\/1687-3963-2007-024163"},{"key":"ref_24","doi-asserted-by":"crossref","unstructured":"Dias Real, F, Berry, F, Marmoiton, F, and Serot, J (2007, January 25\u201328). Hardware, Design and Implementation Issues on a FPGA Based Smart Camera. Vienna, Austria.","DOI":"10.1109\/ICDSC.2007.4357501"},{"key":"ref_25","unstructured":"Rowe, A, Goode, A, Goel, D, and Nourbakhsh, I (2007). CMUcam3: An Open Programmable Embedded Vision Sensor, Robotics Institute, Carnegie Mellon University. Technical Report RI-TR 07-13;."},{"key":"ref_26","unstructured":"Filippov, A (2003, January 8\u201311). High Resolution Network Camera. Napa, CA, USA."},{"key":"ref_27","first-page":"3","article-title":"Hardware Considerations for Embedded Vision Systems","volume":"I","author":"Butner","year":"2009","journal-title":"Adv Patt Recog Ser"},{"key":"ref_28","doi-asserted-by":"crossref","unstructured":"Dias Real, F, and Berry, F (2010). Smart Cameras: Technologies and Applications. Smart Cameras.","DOI":"10.1007\/978-1-4419-0953-4_3"},{"key":"ref_29","unstructured":"Xilinx Company Virtex 4 Family Overview. Available online: http:\/\/www.xilinx.com\/support\/documentation\/data_sheets\/ds112.pdf\/ (accessed on 2 February 2011)."}],"container-title":["Sensors"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/1424-8220\/11\/3\/2282\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T21:55:19Z","timestamp":1760219719000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/1424-8220\/11\/3\/2282"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,2,24]]},"references-count":29,"journal-issue":{"issue":"3","published-online":{"date-parts":[[2011,3]]}},"alternative-id":["s110302282"],"URL":"https:\/\/doi.org\/10.3390\/s110302282","relation":{},"ISSN":["1424-8220"],"issn-type":[{"type":"electronic","value":"1424-8220"}],"subject":[],"published":{"date-parts":[[2011,2,24]]}}}