{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T22:11:15Z","timestamp":1760220675004,"version":"build-2065373602"},"reference-count":33,"publisher":"MDPI AG","issue":"11","license":[{"start":{"date-parts":[[2012,11,6]],"date-time":"2012-11-06T00:00:00Z","timestamp":1352160000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/3.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Sensors"],"abstract":"<jats:p>Instruction memory organisations are pointed out as one of the major sources of energy consumption in embedded systems. As these systems are characterised by restrictive resources and a low-energy budget, any enhancement in this component allows not only to decrease the energy consumption but also to have a better distribution of the energy budget throughout the system. Loop buffering is an effective scheme to reduce energy consumption in instruction memory organisations. In this paper, the loop buffer concept is applied in real-life embedded applications that are widely used in biomedical Wireless Sensor Nodes, to show which scheme of loop buffer is more suitable for applications with certain behaviour. Post-layout simulations demonstrate that a trade-off exists between the complexity of the loop buffer architecture and the energy savings of utilising it. Therefore, the use of loop buffer architectures in order to optimise the instructionmemory organisation from the energy efficiency point of view should be evaluated carefully, taking into account two factors: (1) the percentage of the execution time of the application that is related to the execution of the loops, and (2) the distribution of the execution time percentage over each one of the loops that form the application.<\/jats:p>","DOI":"10.3390\/s121115088","type":"journal-article","created":{"date-parts":[[2012,11,6]],"date-time":"2012-11-06T11:18:13Z","timestamp":1352200693000},"page":"15088-15118","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Power Impact of Loop Buffer Schemes for Biomedical Wireless Sensor Nodes"],"prefix":"10.3390","volume":"12","author":[{"given":"Antonio","family":"Artes","sequence":"first","affiliation":[{"name":"Computers Architecture and Automation Department, Complutense University of Madrid, C\/ Profesor Jose Garcia Santesmases s\/n, 28040 Madrid, Spain"}]},{"given":"Jose","family":"Ayala","sequence":"additional","affiliation":[{"name":"Computers Architecture and Automation Department, Complutense University of Madrid, C\/ Profesor Jose Garcia Santesmases s\/n, 28040 Madrid, Spain"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3599-8515","authenticated-orcid":false,"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[{"name":"Smart Systems and Energy Technology Department, IMEC, Kapeldreef 75, 3001 Leuven, Belgium"}]}],"member":"1968","published-online":{"date-parts":[[2012,11,6]]},"reference":[{"key":"ref_1","unstructured":"Penrose, D.E.M. (2007). Computer Architecture\u2014A Quantitative Approach, Morgan Kaufmann."},{"key":"ref_2","unstructured":"Verma, M., and Marwedel, P. (2007). Advanced Memory Optimization Techniques for Low-Power Embedded Processors, Springer."},{"key":"ref_3","doi-asserted-by":"crossref","unstructured":"Catthoor, F., Raghavan, P., Lambrechts, A., Jayapala, M., Kritikakou, A., and Absar, J. (2010). Ultra-Low Energy Domain-Specific Instruction-Set Processors, Springer.","DOI":"10.1007\/978-90-481-9528-2"},{"key":"ref_4","unstructured":"Villarreal, J., Lysecky, R., Cotterell, S., and Vahid, F. (2001). A Study on the Loop Behavior of Embedded Programs, University of California. Technical Report UCR-CSE-01-03."},{"key":"ref_5","unstructured":"Kandemir, M.T., Kolcu, I., and Kadayif, I. (, January April). Influence of loop optimizations on energy consumption of multi-bank memory systems. Grenoble, France."},{"key":"ref_6","unstructured":"Virage Memories in Synopsys Website. Available online: http:\/\/www.synopsys.com\/IP\/SRAMandLibraries\/Pages\/default.aspx (accessd on 18th September 2012)."},{"key":"ref_7","doi-asserted-by":"crossref","unstructured":"Jouppi, N. (1990, January 28\u201331). Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. Seattle, WA, USA.","DOI":"10.1145\/325164.325162"},{"key":"ref_8","doi-asserted-by":"crossref","unstructured":"Zhang, C. (2005, January 19\u201321). An efficient direct mapped instruction cache for application-specific embedded systems. Jersey City, NJ, USA.","DOI":"10.1145\/1084834.1084850"},{"key":"ref_9","doi-asserted-by":"crossref","unstructured":"Inoue, K., Moshnyaga, V., and Murakarni, K. (2002, January 12\u201314). A history-based I-cache for low-energy multimedia applications. Monterey, CA, USA.","DOI":"10.1109\/LPE.2002.146728"},{"key":"ref_10","doi-asserted-by":"crossref","first-page":"417","DOI":"10.1109\/92.645068","article-title":"Instruction buffering to reduce power in processors for signal processing","volume":"5","author":"Bajwa","year":"1997","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"ref_11","doi-asserted-by":"crossref","unstructured":"Lee, L.H., Moyer, B., and Arends, J. (1999, January 16\u201317). Instruction fetch energy reduction using loop caches for embedded applications with small tight loops. San Diego, CA, USA.","DOI":"10.1145\/313817.313944"},{"key":"ref_12","unstructured":"Kin, J., Gupta, M., and Mangione-Smith, W. (1997, January 1\u20133). The filter cache: An energy efficient memory structure. Research Triangle Park, NC, USA."},{"key":"ref_13","unstructured":"Vivekanandarajah, K., Srikanthan, T., and Bhattacharyya, S. (September, January 31). Dynamic filter cache for low power instruction memory hierarchy. Rennes, France."},{"key":"ref_14","unstructured":"Tang, W., Gupta, R., and Nicolau, A. (2002, January 4\u20138). Power savings in embedded processors through decode filter cache. Paris, France."},{"key":"ref_15","unstructured":"Bellas, N., Hajj, I., Polychronopoulos, C., and Stamoulis, G. (1999, January 10\u201313). Energy and performance improvements in microprocessor design using a loop cache. Austin, TX, USA."},{"key":"ref_16","unstructured":"Zhong, H., Fan, K., Mahlke, S., and Schlansker, M. (2005, January 17\u201321). A distributed control path architecture for VLIW processors. St. Louis, MO, USA."},{"key":"ref_17","doi-asserted-by":"crossref","unstructured":"Zhong, H., Lieberman, S., and Mahlke, S. (2007, January 10\u201314). Extending Multicore Architectures to Exploit Hybrid Parallelism in Single-thread Applications. Phoenix, AZ, USA.","DOI":"10.1109\/HPCA.2007.346182"},{"key":"ref_18","doi-asserted-by":"crossref","first-page":"41","DOI":"10.1109\/L-CA.2008.7","article-title":"Hierarchical instruction register organization","volume":"7","author":"Balfour","year":"2008","journal-title":"Proc. Comput. Arch. Lett."},{"key":"ref_19","doi-asserted-by":"crossref","unstructured":"Benini, L., Macii, A., and Poncino, M. (2000, January 26\u201327). A recursive algorithm for low-power memory partitioning. Rapallo, Italy.","DOI":"10.1145\/344166.344518"},{"key":"ref_20","doi-asserted-by":"crossref","unstructured":"Fan, X., Ellis, C., and Lebeck, A. (2001, January 6\u20137). Memory controller policies for DRAM power management. Huntington Beach, CA, USA.","DOI":"10.1145\/383082.383118"},{"key":"ref_21","doi-asserted-by":"crossref","unstructured":"Lyuh, C., and Kim, T. (2004, January 7\u201311). Memory access scheduling and binding considering energy minimization in multi-bank memory systems. San Diego, CA, USA.","DOI":"10.1145\/996566.996596"},{"key":"ref_22","doi-asserted-by":"crossref","unstructured":"Ghosh, A., and Givargis, T. (2003, January 9\u201313). Cache optimization for embedded processor cores: An analytical approach. San Jose, CA, USA.","DOI":"10.1145\/1027084.1027086"},{"key":"ref_23","doi-asserted-by":"crossref","first-page":"80","DOI":"10.1109\/TVLSI.2008.2002459","article-title":"Fast Configurable-Cache Tuning With a Unified Second-Level Cache","volume":"17","author":"Vahid","year":"2009","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"ref_24","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1142\/S0219691305000774","article-title":"Continuous wavelet transform modulus maxima analysis of the electrocardiogram: beat characterisation and beat-to-beat measurement","volume":"3","author":"Addison","year":"2005","journal-title":"Int. J. Wavelets, Multiresolut. Inf. Process."},{"key":"ref_25","unstructured":"Yunhui, S., and Qiuqi, R. (September, January 31). Continuous wavelet transforms. Beijing, China."},{"key":"ref_26","doi-asserted-by":"crossref","first-page":"215","DOI":"10.1161\/01.CIR.101.23.e215","article-title":"PhysioBank, PhysioToolkit, and PhysioNet: Components of a New Research Resource for Complex Physiologic Signals","volume":"101","author":"Goldberger","year":"2000","journal-title":"Circulation"},{"key":"ref_27","unstructured":"Advanced Encryption Standard (AES) National Institute of Standards and Technology (NIST) -FIPS PUBS 197. Available online: http:\/\/www.retarget.com\/ (accessd on 18 September 2012)."},{"key":"ref_28","unstructured":"Dworkin, M. (2004). Recommendation for Block Cipher Modes of Operation: The CCM Mode for Authentication and Confidentiality, National Institute of Standards and Technology. NIST Special Publication 800-38C."},{"key":"ref_29","unstructured":"Target Website Available online: http:\/\/www.retarget.com\/ (accessd on 18 September 2012)."},{"key":"ref_30","doi-asserted-by":"crossref","unstructured":"Yassin, Y., Kjeldsberg, P., Hulzink, J., Romero, I., and Huisken, J. (2009, January 16\u201317). Ultra low power application specific instruction-set processor design for a cardiac beat detector algorithm. Trondheim, Norway.","DOI":"10.1109\/NORCHP.2009.5397828"},{"key":"ref_31","doi-asserted-by":"crossref","unstructured":"Tsekoura, I., Selimis, G., Hulzink, J., Catthoor, F., Huisken, J., de Groot, H., and Goutis, C. (2010, January 12\u201315). Exploration of Cryptographic ASIP Designs for Wireless Sensor Designs. Athens, Greece.","DOI":"10.1109\/ICECS.2010.5724640"},{"key":"ref_32","unstructured":"Cadence Design System Website Available online: http:\/\/www.cadence.com\/ (accessd on 18 September 2012)."},{"key":"ref_33","unstructured":"Synopsys Website Available online: http:\/\/www.synopsys.com\/ (accessd on 18 September 2012)."}],"container-title":["Sensors"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/1424-8220\/12\/11\/15088\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T21:53:21Z","timestamp":1760219601000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/1424-8220\/12\/11\/15088"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11,6]]},"references-count":33,"journal-issue":{"issue":"11","published-online":{"date-parts":[[2012,11]]}},"alternative-id":["s121115088"],"URL":"https:\/\/doi.org\/10.3390\/s121115088","relation":{},"ISSN":["1424-8220"],"issn-type":[{"type":"electronic","value":"1424-8220"}],"subject":[],"published":{"date-parts":[[2012,11,6]]}}}