{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,12]],"date-time":"2025-10-12T04:32:28Z","timestamp":1760243548505,"version":"build-2065373602"},"reference-count":23,"publisher":"MDPI AG","issue":"9","license":[{"start":{"date-parts":[[2013,9,4]],"date-time":"2013-09-04T00:00:00Z","timestamp":1378252800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/3.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Sensors"],"abstract":"<jats:p>A new digital countermeasure against attacks related to the clock frequency is presented. This countermeasure, known as frequency sensor, consists of a local oscillator, a transition detector, a measurement element and an output block. The countermeasure has been designed using a full-custom technique implemented in an Application-Specific Integrated Circuit (ASIC), and the implementation has been verified and characterized with an integrated design using a 0.35 mm standard Complementary Metal Oxide Semiconductor (CMOS) technology (Very Large Scale Implementation\u2014VLSI implementation). The proposed solution is configurable in resolution time and allowed range of period, achieving a minimum resolution time of only 1.91 ns and an initialization time of 5.84 ns. The proposed VLSI implementation shows better results than other solutions, such as digital ones based on semi-custom techniques and analog ones based on band pass filters, all design parameters considered. Finally, a counter has been used to verify the good performance of the countermeasure in avoiding the success of an attack.<\/jats:p>","DOI":"10.3390\/s130911709","type":"journal-article","created":{"date-parts":[[2013,9,4]],"date-time":"2013-09-04T12:31:59Z","timestamp":1378297919000},"page":"11709-11727","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Design and Implementation of a New Real-Time Frequency Sensor Used as Hardware Countermeasure"],"prefix":"10.3390","volume":"13","author":[{"given":"Ra\u00fal","family":"Jim\u00e9nez-Naharro","sequence":"first","affiliation":[{"name":"Department of Electronic Engineering, Computers, and Automatic, University of Huelva,  Ctra Huelva-La R\u00e1bida, s\/n, 21819 Huelva, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1304-8372","authenticated-orcid":false,"given":"Juan","family":"G\u00f3mez-Gal\u00e1n","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, Computers, and Automatic, University of Huelva,  Ctra Huelva-La R\u00e1bida, s\/n, 21819 Huelva, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manuel","family":"S\u00e1nchez-Raya","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, Computers, and Automatic, University of Huelva,  Ctra Huelva-La R\u00e1bida, s\/n, 21819 Huelva, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fernando","family":"G\u00f3mez-Bravo","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, Computers, and Automatic, University of Huelva,  Ctra Huelva-La R\u00e1bida, s\/n, 21819 Huelva, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manuel","family":"Pedro-Carrasco","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, Computers, and Automatic, University of Huelva,  Ctra Huelva-La R\u00e1bida, s\/n, 21819 Huelva, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"1968","published-online":{"date-parts":[[2013,9,4]]},"reference":[{"key":"ref_1","doi-asserted-by":"crossref","first-page":"67","DOI":"10.1016\/S1363-4127(03)00107-9","article-title":"Overview about attacks on smart cards","volume":"8","author":"Rankl","year":"2003","journal-title":"Inf. Security Tech. Rep."},{"key":"ref_2","unstructured":"Grand, J. (, January April). Practical Secure Hardware Design for Embedded Systems. San Francisco, CA, USA."},{"key":"ref_3","doi-asserted-by":"crossref","unstructured":"Weingart, S.H. (2000, January 17\u201318). Physical Security Devices for Computer Subsystems: A Survey of Attacks and Defenses. Worcester, MA, USA.","DOI":"10.1007\/3-540-44499-8_24"},{"key":"ref_4","doi-asserted-by":"crossref","unstructured":"McLoughlin, I. (2008, January 8\u201310). Secure Embedded Systems: The Threat of Reverse Engineering. Melbourne, VIC, Australia.","DOI":"10.1109\/ICPADS.2008.126"},{"key":"ref_5","unstructured":"Subramanyan, P., Tsiskaridze, N., Pasricha, K., Reisman, D., Susnea, A., and Malik, S. (, January March). Reverse Engineering Digital Circuits Using Functional Analysis. Grenoble, France."},{"key":"ref_6","unstructured":"K\u00f6mmerling, O., and Kuhn, M.G. (, January May). Design Principles for Tamper-resistant Smartcard Processors. Berkeley, CA, USA."},{"key":"ref_7","doi-asserted-by":"crossref","first-page":"303","DOI":"10.1007\/3-540-48059-5_26","article-title":"Probing Attacks on Tamper-resistant Devices","volume":"Volume 1717","author":"Paar","year":"1999","journal-title":"Cryptographic Hardware and Embedded Systems"},{"key":"ref_8","unstructured":"Berkes, J. (2006). Hardware Attacks on Cryptographic Devices, University of Waterloo. Technical Report ECE 628."},{"key":"ref_9","unstructured":"Anderson, R., and Kuhn, M. (1998). Security Protocols., Springer."},{"key":"ref_10","unstructured":"Bao, F., Deng, R.H., Han, Y., Jeng, A., Narasimhalu, A.D., and Ngair, T. (1998). Security Protocols, Springer."},{"key":"ref_11","doi-asserted-by":"crossref","unstructured":"Ganguly, A., Ahmed, M.Y., and Vidapalapati, A. (2012, January 3\u20134). A Denial-of-Service Resilient Wireless NoC Architecture. Salt Lake City, UT, USA.","DOI":"10.1145\/2206781.2206844"},{"key":"ref_12","unstructured":"Dhem, J.F., and Feyt, N. (2001). Present and Future Smart Cards. Gemplus-Card Security Group, 1\u20139."},{"key":"ref_13","first-page":"11","article-title":"Advances in smartcard security","volume":"7","author":"Witteman","year":"2002","journal-title":"Inf. Secur. Bull."},{"key":"ref_14","doi-asserted-by":"crossref","first-page":"2203","DOI":"10.1109\/JSSC.2005.857359","article-title":"A digitally controlled oscillator in a 90 nm digital CMOS process for mobile phones","volume":"40","author":"Staszewski","year":"2005","journal-title":"IEEE J. Solid State Circuits"},{"key":"ref_15","doi-asserted-by":"crossref","first-page":"1615","DOI":"10.1109\/TVLSI.2011.2160301","article-title":"A low voltage all-digital on-chip oscillator using relative reference modeling","volume":"20","author":"Yu","year":"2012","journal-title":"IEEE Trans. Large Scale Integr. (VLSI) Syst."},{"key":"ref_16","first-page":"1","article-title":"Digital controlled oscillator design with novel 3 transistors XOR gate","volume":"6","author":"Kumar","year":"2012","journal-title":"Int. J. Smart Home"},{"key":"ref_17","doi-asserted-by":"crossref","first-page":"69","DOI":"10.1109\/5.362752","article-title":"Asynchronous Design Methodologies: An Overview","volume":"83","author":"Hauck","year":"1995","journal-title":"Proc. IEEE"},{"key":"ref_18","doi-asserted-by":"crossref","first-page":"1482","DOI":"10.1109\/4.340421","article-title":"A 200 MHz 13 mm 2-D DCT macrocell using senseamplifying pipeline flip-flop scheme","volume":"29","author":"Matsui","year":"1994","journal-title":"IEEE J. Solid State Circuits"},{"key":"ref_19","doi-asserted-by":"crossref","first-page":"145","DOI":"10.1023\/A:1021216015286","article-title":"Analysis of high-performance flip-flops for submicron mixed-signal applications","volume":"33","author":"Parra","year":"2002","journal-title":"Analog Integr. Circuits Signal Process."},{"key":"ref_20","doi-asserted-by":"crossref","unstructured":"Jim\u00e9nez, R., Feria, G., S\u00e1nchez-Raya, M., Galan, J., and G\u00f3mez, F. (2012, January 20\u201323). FPGA Implementation of Hardware Countermeasures. Bento Goncalves, Brazil.","DOI":"10.1109\/SPL.2012.6211766"},{"key":"ref_21","doi-asserted-by":"crossref","first-page":"1970","DOI":"10.1109\/4.735537","article-title":"An accurate quality factor tuning scheme for iF and high-Q continuous-time filters","volume":"33","author":"Stevenson","year":"1998","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_22","doi-asserted-by":"crossref","first-page":"750","DOI":"10.1109\/4.315","article-title":"A 4 MHz CMOS continuous-time filter with on-chip automatic tuning","volume":"23","author":"Krummenacher","year":"1998","journal-title":"IEEE J. Solid State Circuits"},{"key":"ref_23","doi-asserted-by":"crossref","first-page":"370","DOI":"10.1109\/JPROC.2005.862424","article-title":"The Sorcerer's Apprentice Guide to Fault Attacks","volume":"94","author":"Choukri","year":"2006","journal-title":"Proc. IEEE"}],"container-title":["Sensors"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/1424-8220\/13\/9\/11709\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T21:49:04Z","timestamp":1760219344000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/1424-8220\/13\/9\/11709"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9,4]]},"references-count":23,"journal-issue":{"issue":"9","published-online":{"date-parts":[[2013,9]]}},"alternative-id":["s130911709"],"URL":"https:\/\/doi.org\/10.3390\/s130911709","relation":{},"ISSN":["1424-8220"],"issn-type":[{"type":"electronic","value":"1424-8220"}],"subject":[],"published":{"date-parts":[[2013,9,4]]}}}