{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,12]],"date-time":"2025-10-12T04:34:31Z","timestamp":1760243671177,"version":"build-2065373602"},"reference-count":22,"publisher":"MDPI AG","issue":"12","license":[{"start":{"date-parts":[[2013,12,6]],"date-time":"2013-12-06T00:00:00Z","timestamp":1386288000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/3.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Sensors"],"abstract":"<jats:p>This article presents a design methodology for designing an artificial neural network as an equalizer for a binary signal. Firstly, the system is modelled in floating point format using Matlab. Afterward, the design is described for a Field Programmable Gate Array (FPGA) using fixed point format. The FPGA design is based on the System Generator from Xilinx, which is a design tool over Simulink of Matlab. System Generator allows one to design in a fast and flexible way. It uses low level details of the circuits and the functionality of the system can be fully tested. System Generator can be used to check the architecture and to analyse the effect of the number of bits on the system performance. Finally the System Generator design is compiled for the Xilinx Integrated System Environment (ISE) and the system is described using a hardware description language. In ISE the circuits are managed with high level details and physical performances are obtained. In the Conclusions section, some modifications are proposed to improve the methodology and to ensure portability across FPGA manufacturers.<\/jats:p>","DOI":"10.3390\/s131216829","type":"journal-article","created":{"date-parts":[[2013,12,6]],"date-time":"2013-12-06T12:12:35Z","timestamp":1386331955000},"page":"16829-16850","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Design Methodology of an Equalizer for Unipolar Non Return to Zero Binary Signals in the Presence of Additive White Gaussian Noise Using a Time Delay Neural Network on a Field Programmable Gate Array"],"prefix":"10.3390","volume":"13","author":[{"given":"Santiago","family":"Su\u00e1rez","sequence":"first","affiliation":[{"name":"Institute for Technological Development and Innovation in Communications, University of Las Palmas de Gran Canaria, Las Palmas de Gran Canaria 35017, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Carlos","family":"Gonz\u00e1lez","sequence":"additional","affiliation":[{"name":"Institute for Technological Development and Innovation in Communications, University of Las Palmas de Gran Canaria, Las Palmas de Gran Canaria 35017, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jes\u00fas","family":"Hern\u00e1ndez","sequence":"additional","affiliation":[{"name":"Institute for Technological Development and Innovation in Communications, University of Las Palmas de Gran Canaria, Las Palmas de Gran Canaria 35017, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"1968","published-online":{"date-parts":[[2013,12,6]]},"reference":[{"key":"ref_1","unstructured":"Duda, R.O., Hart, P.E., and Stork, D.G. (2001). Pattern Classification, Wiley-Interscience. [2nd ed.]."},{"key":"ref_2","unstructured":"Sklar, B. (1998). Digital Communications. Fundamentals and Applications, Prentice-Hall. [1st ed.]."},{"key":"ref_3","unstructured":"Matlab. Available online: http:\/\/www.mathworks.com\/products\/."},{"key":"ref_4","unstructured":"Hauck, S., and DeHon, A. (2008). Reconfigurable Computing, Elsevier. [1st ed.]."},{"key":"ref_5","unstructured":"System Generator. Available online: http:\/\/www.xilinx.com\/tools\/sysgen.htm."},{"key":"ref_6","unstructured":"Simulink. Available online: http:\/\/www.mathworks.com\/help\/simulink\/."},{"key":"ref_7","unstructured":"Integrated System Environment. Available online: http:\/\/www.xilinx.com\/products\/design-tools\/ise-design-suite\/index.htm."},{"key":"ref_8","doi-asserted-by":"crossref","first-page":"298","DOI":"10.1109\/72.80267","article-title":"An optimum multilayer perceptron neural receiver for signal detection","volume":"1","author":"Watterson","year":"1990","journal-title":"IEEE Trans. Neural Netw."},{"key":"ref_9","doi-asserted-by":"crossref","first-page":"954","DOI":"10.1109\/TCSI.2003.813966","article-title":"A neural-network-based channel-equalization strategy for chaos-based communication systems","volume":"50","author":"Feng","year":"2003","journal-title":"IEEE Trans. Circuits Syst. I Fundam. Theory Appl."},{"key":"ref_10","unstructured":"Graham, W. (1992). Developments in Non-Linear Equalization. [Ph.D. Thesis, Department of Systems Engineering, Research School of Physical Sciences and Engineering]."},{"key":"ref_11","doi-asserted-by":"crossref","first-page":"262","DOI":"10.1109\/3477.752798","article-title":"Nonlinear channel equalization for QAM signal constellation using artificial neural networks","volume":"29","author":"Patra","year":"1999","journal-title":"IEEE Trans. Syst. Man Cybrn."},{"key":"ref_12","doi-asserted-by":"crossref","unstructured":"Aravindan, M., and Kingsley, S.R. (2011, January 22\u201324). Recognition of Modulation Using Multilayer Perceptron in Digital Communication. Trivandrum, India.","DOI":"10.1109\/RAICS.2011.6069315"},{"key":"ref_13","doi-asserted-by":"crossref","unstructured":"Al-Hinai, A., and Ibnkahla, M. (2008, January 19\u201323). Neural Network Nonlinear MIMO Channel Identification and Receiver Design. Beijing, China.","DOI":"10.1109\/ICC.2008.164"},{"key":"ref_14","unstructured":"Bruyne, P., Kjelsen, O., and Sacroug, O. (1992, January 14\u201319). Spread Spectrum Digital Signal Synchronization Using Neural Networks. Atlanta, GA, USA."},{"key":"ref_15","first-page":"902","article-title":"An adaptive demodulator for the chaotic modulation communication system with RBF neural network","volume":"47","author":"Chow","year":"2000","journal-title":"IEEE Trans. Syst. Man Cybrn."},{"key":"ref_16","doi-asserted-by":"crossref","first-page":"753","DOI":"10.1049\/el:20040460","article-title":"BER performance of 166 Mbit\/s OOK diffuse indoor IR link employing wavelets and neural networks","volume":"40","author":"Dickenson","year":"2004","journal-title":"Electron. Lett."},{"key":"ref_17","doi-asserted-by":"crossref","first-page":"472","DOI":"10.1109\/TIE.2004.825221","article-title":"FPGA Realization of a neural-network-based nonlinear channel equalizer","volume":"51","author":"Yen","year":"2004","journal-title":"IEEE Trans. Ind. Electron."},{"key":"ref_18","unstructured":"Ortiz-Fuentes, J.D., and Forcada, M.L. (1997, January 21\u201324). A Comparison between Recurrent Neural Network Architectures for Digital Equalization. Munich, Germany."},{"key":"ref_19","unstructured":"Yogi, S., Subhashini, K.R., and Satapathy, J.K. (August, January 29). A PSO Based Functional Link Artificial Neural Network Training Algorithm for Equalization of Digital Communication Channels. Mangalore, India."},{"key":"ref_20","unstructured":"Neural Network Toolbox. Available online: http:\/\/www.mathworks.com\/products\/neural-network."},{"key":"ref_21","unstructured":"Palnitkar, S. (2003). Verilog HDL, Prentice Hall. [2nd ed.]."},{"key":"ref_22","unstructured":"Pedroni, V.A. (2004). Circuit Design with VHDL, The MIT Press. [1st ed.]."}],"container-title":["Sensors"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/1424-8220\/13\/12\/16829\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T21:51:10Z","timestamp":1760219470000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/1424-8220\/13\/12\/16829"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12,6]]},"references-count":22,"journal-issue":{"issue":"12","published-online":{"date-parts":[[2013,12]]}},"alternative-id":["s131216829"],"URL":"https:\/\/doi.org\/10.3390\/s131216829","relation":{},"ISSN":["1424-8220"],"issn-type":[{"type":"electronic","value":"1424-8220"}],"subject":[],"published":{"date-parts":[[2013,12,6]]}}}