{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,27]],"date-time":"2026-09-27T12:32:07Z","timestamp":1790512327898,"version":"4.1.0"},"reference-count":15,"publisher":"MDPI AG","issue":"7","license":[{"start":{"date-parts":[[2014,7,4]],"date-time":"2014-07-04T00:00:00Z","timestamp":1404432000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/3.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Sensors"],"abstract":"<jats:p>In this paper, a 120 frames per second (fps) low noise CMOS Image Sensor (CIS) based on a Two-Step Single Slope ADC (TS SS ADC) and column self-calibration technique is proposed. The TS SS ADC is suitable for high speed video systems because its conversion speed is much faster (by more than 10 times) than that of the Single Slope ADC (SS ADC). However, there exist some mismatching errors between the coarse block and the fine block due to the 2-step operation of the TS SS ADC. In general, this makes it difficult to implement the TS SS ADC beyond a 10-bit resolution. In order to improve such errors, a new 4-input comparator is discussed and a high resolution TS SS ADC is proposed. Further, a feedback circuit that enables column self-calibration to reduce the Fixed Pattern Noise (FPN) is also described. The proposed chip has been fabricated with 0.13 \u03bcm Samsung CIS technology and the chip satisfies the VGA resolution. The pixel is based on the 4-TR Active Pixel Sensor (APS). The high frame rate of 120 fps is achieved at the VGA resolution. The measured FPN is 0.38 LSB, and measured dynamic range is about 64.6 dB.<\/jats:p>","DOI":"10.3390\/s140711825","type":"journal-article","created":{"date-parts":[[2014,7,4]],"date-time":"2014-07-04T10:37:36Z","timestamp":1404470256000},"page":"11825-11843","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":16,"title":["A Two-Step A\/D Conversion and Column Self-Calibration Technique for Low Noise CMOS Image Sensors"],"prefix":"10.3390","volume":"14","author":[{"given":"Jaeyoung","family":"Bae","sequence":"first","affiliation":[{"name":"Department Semiconductor Science, Dongguk University, Seoul 100-715, Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Daeyun","family":"Kim","sequence":"additional","affiliation":[{"name":"Samsung Electronics Co.Ltd, Kiheung 446-711, Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Seokheon","family":"Ham","sequence":"additional","affiliation":[{"name":"Samsung Electronics Co.Ltd, Kiheung 446-711, Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Youngcheol","family":"Chae","sequence":"additional","affiliation":[{"name":"Department Electronic Engineering, Yonsei University, Seoul 120-749, Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Minkyu","family":"Song","sequence":"additional","affiliation":[{"name":"Department Semiconductor Science, Dongguk University, Seoul 100-715, Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"1968","published-online":{"date-parts":[[2014,7,4]]},"reference":[{"key":"ref_1","unstructured":"Sugiki, T., Ohsawa, S., Miura, H., Sasaki, M., Nakamura, N., Inoue, I., Hoshino, M., Tomizawa, Y., and Arakawa, T. (2000, January 7\u20139). A 60 mW 10 b CMOS image sensor with column-to-column FPN reduction. San Francisco, CA, USA."},{"key":"ref_2","first-page":"239","article-title":"A new correlated double sampling and single slope ADC circuit for CMOS image sensors","volume":"10","author":"Lim","year":"2004","journal-title":"ISOCC 2004 Conf."},{"key":"ref_3","doi-asserted-by":"crossref","first-page":"2968","DOI":"10.1109\/JSSC.2007.908720","article-title":"Multiple-ramp column-parallel ADC architectures for CMOS image sensors","volume":"42","author":"Snoeij","year":"2007","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_4","unstructured":"Lee, J., Lim, S., and Han, G. (2007, January 6\u201310). A 10b column-wise two-stage single-slope ADC for high-speed CMOS image sensor. Ogunquit, ME, USA."},{"key":"ref_5","doi-asserted-by":"crossref","first-page":"1362","DOI":"10.1049\/el:20072490","article-title":"High-speed, low-power correlated double sampling counter for column-parallel CMOS imagers","volume":"43","author":"Lee","year":"2007","journal-title":"Electron. Lett."},{"key":"ref_6","doi-asserted-by":"crossref","unstructured":"Yamada, T., Kasuga, S., Murata, T., and Kato, Y. (2008, January 3\u20137). A 140dB-Dynamic-Range MOS Image Sensor with In-Pixel Multiple-Exposure Synthesis. San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2008.4523051"},{"key":"ref_7","unstructured":"Ham, S.H., Lee, Y.H., Jung, W.K., Lim, S.H., Yoo, K.C., Chae, Y.C., Cho, J.H., Lee, D.M., and Han, G.H. (2006, January 21\u201324). CMOS Image Sensor with Analog Gamma Correction Using Nonlinear Single-Slope ADC. Kos, Greece."},{"key":"ref_8","doi-asserted-by":"crossref","first-page":"236","DOI":"10.1109\/JSSC.2010.2085910","article-title":"A 2.1 MPixels, 120 Frame\/s CMOS Image Sensor with Column-Parallel \u0394\u03a3 Architecture","volume":"46","author":"Chae","year":"2011","journal-title":"IEEE J. Solid State Circuits"},{"key":"ref_9","doi-asserted-by":"crossref","unstructured":"Kim, J.-H., Jung, W.-K., Lim, S.-H., Park, Y.-J., Choi, W.-H., Kim, Y.-J., Kang, C.-E., Shin, J.-H., Choo, K.-J., and Lee, W.-B. (2012, January 19\u201323). A 14b Extended Counting ADC Implemented in a 24MPixel APS-C CMOS Image Sensors. San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2012.6177060"},{"key":"ref_10","doi-asserted-by":"crossref","first-page":"3426","DOI":"10.1109\/TED.2012.2220364","article-title":"A 33-Megapixel 120-Frames-Per-Second 2.5-Watt CMOS Image Sensor With Column-Parallel Two-Stage Cyclic Analog-to-Digital Converters","volume":"59","author":"Kitamura","year":"2012","journal-title":"IEEE Trans. Electron Device"},{"key":"ref_11","doi-asserted-by":"crossref","unstructured":"Toyama, T., Mishina, K., Tsuchiya, H., Ichikawa, T., Iwaki, H., Gendai, Y., Murakami, H., Takamiya, K., Shiroshita, H., and Muramatsu, Y. (2011, January 20\u201324). A 17.7Mpixel 120fps CMOS Image Sensor with 34.8Gb\/s Readout. San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2011.5746379"},{"key":"ref_12","doi-asserted-by":"crossref","unstructured":"Nitta, Y., Muramatsu, Y., Amano, K., Toyama, T., Yamamoto, J., Mishina, K., Suzuki, A., Taura, T., Kato, A., and Kikuchi, M. (2006, January 6\u20139). High-Speed Digital Double Sampling with Analog CDS on Column Parallel ADC Architecture for Low-Noise Active Pixel Sensor. San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2006.1696261"},{"key":"ref_13","doi-asserted-by":"crossref","first-page":"2561","DOI":"10.1109\/TED.2013.2268207","article-title":"Low-Power CMOS Image Sensor Based on Column-Parallel Single-Slope\/SAR Quantization Scheme","volume":"60","author":"Fang","year":"2013","journal-title":"IEEE Trans. Electron Device"},{"key":"ref_14","doi-asserted-by":"crossref","first-page":"393","DOI":"10.1109\/TED.2008.2011846","article-title":"A High-Speed CMOS Image Sensor with Column-Parallel Two-Step Single-Slope ADCs","volume":"56","author":"Lim","year":"2009","journal-title":"IEEE Trans. Electron Device"},{"key":"ref_15","unstructured":"Teymouri, M., Alizadeh, B., Dadashi, A., and Mahmoudi, A. (2012, January 24\u201326). A high speed A\/D converter for using in low power CMOS image sensors. Warsaw, Poland."}],"container-title":["Sensors"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/1424-8220\/14\/7\/11825\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T21:13:18Z","timestamp":1760217198000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/1424-8220\/14\/7\/11825"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,7,4]]},"references-count":15,"journal-issue":{"issue":"7","published-online":{"date-parts":[[2014,7]]}},"alternative-id":["s140711825"],"URL":"https:\/\/doi.org\/10.3390\/s140711825","relation":{},"ISSN":["1424-8220"],"issn-type":[{"value":"1424-8220","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,7,4]]}}}