{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T21:17:42Z","timestamp":1760217462130,"version":"build-2065373602"},"reference-count":18,"publisher":"MDPI AG","issue":"2","license":[{"start":{"date-parts":[[2015,2,13]],"date-time":"2015-02-13T00:00:00Z","timestamp":1423785600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Sensors"],"abstract":"<jats:p>An all-digital on-chip delay sensor (OCDS) circuit with high delay-measurement resolution and low supply-voltage sensitivity for efficient detection and diagnosis in  high-performance electronic system applications is presented. Based on the proposed delay measurement scheme, the quantization resolution of the proposed OCDS can be reduced to several picoseconds. Additionally, the proposed cascade-stage delay measurement circuit can enhance immunity to supply-voltage variations of the delay measurement resolution without extra self-biasing or calibration circuits. Simulation results show that the delay measurement resolution can be improved to 1.2 ps; the average delay resolution variation is 0.55% with supply-voltage variations of \u00b110%. Moreover, the proposed delay sensor can be implemented in an all-digital manner, making it very suitable for high-performance electronic system applications as well as system-level integration.<\/jats:p>","DOI":"10.3390\/s150204408","type":"journal-article","created":{"date-parts":[[2015,2,13]],"date-time":"2015-02-13T10:40:07Z","timestamp":1423824007000},"page":"4408-4424","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["A High Resolution On-Chip Delay Sensor with Low  Supply-Voltage Sensitivity for High-Performance  Electronic Systems"],"prefix":"10.3390","volume":"15","author":[{"given":"Duo","family":"Sheng","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, Fu Jen Catholic University, Taipei 24205, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hsiu-Fan","family":"Lai","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Fu Jen Catholic University, Taipei 24205, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sheng-Min","family":"Chan","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Fu Jen Catholic University, Taipei 24205, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Min-Rong","family":"Hong","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Fu Jen Catholic University, Taipei 24205, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"1968","published-online":{"date-parts":[[2015,2,13]]},"reference":[{"key":"ref_1","doi-asserted-by":"crossref","first-page":"129","DOI":"10.3390\/s140100129","article-title":"A self-timed multipurpose delay sensor for field programmable gate arrays (FPGAs)","volume":"14","author":"Osuna","year":"2014","journal-title":"Sensors"},{"key":"ref_2","unstructured":"Tsai, M.-C., Cheng, C.-H., and Yang, C.-M. (May, January 27). An all-digital high-precision built-in delay time measurement circuit. San Diego, CA, USA."},{"key":"ref_3","doi-asserted-by":"crossref","first-page":"1565","DOI":"10.1109\/TVLSI.2011.2161353","article-title":"A high-precision on-chip path delay measurement architecture","volume":"20","author":"Pei","year":"2012","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref_4","doi-asserted-by":"crossref","unstructured":"Sasaki, M., Khanh, N.N.M., and Asada, K. (2010, January 8\u201310). A circuit for on-chip skew adjustment with jitter and setup time measurement. Beijing, China.","DOI":"10.1109\/ASSCC.2010.5716594"},{"key":"ref_5","doi-asserted-by":"crossref","unstructured":"Jain, A., Veggetti, A., Crippa, D., and Rolandi, P. (2012, January 28\u201331). On-chip delay measurement circuit. Annecy, France.","DOI":"10.1109\/ETS.2012.6233014"},{"key":"ref_6","doi-asserted-by":"crossref","unstructured":"Ahmed, N., and Tehranipoor, M. (2007). Nanometer Technology Designs: High-Quality Delay Tests, Springer.","DOI":"10.1007\/978-0-387-75728-5"},{"key":"ref_7","doi-asserted-by":"crossref","first-page":"487","DOI":"10.1587\/transele.E94.C.487","article-title":"All-digital PMOS and NMOS process variability monitor utilizing shared buffer ring and ring oscillator","volume":"4","author":"Iizuka","year":"2011","journal-title":"IEICE Trans. Electron."},{"key":"ref_8","doi-asserted-by":"crossref","unstructured":"Katoh, K., Namba, K., and Ito, H. (2010, January 1\u20134). A low area on-chip delay measurement system using embedded delay measurement circuit. Shanghai, China.","DOI":"10.1109\/ATS.2010.65"},{"key":"ref_9","doi-asserted-by":"crossref","first-page":"792","DOI":"10.1109\/JSSC.2006.870912","article-title":"A self-tuning DVS processor using delay-error detection and correction","volume":"41","author":"Das","year":"2007","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_10","first-page":"415","article-title":"High-resolution flash time-to-digital conversion and calibration for system-on-chip testing","volume":"152","author":"Levine","year":"2005","journal-title":"IEEE Proc.-Comput."},{"key":"ref_11","doi-asserted-by":"crossref","first-page":"2245","DOI":"10.1109\/TIM.2009.2013685","article-title":"A delay generation technique for narrow time interval measurement","volume":"58","author":"Rashidzadeh","year":"2009","journal-title":"Trans. Instrum. Meas."},{"key":"ref_12","doi-asserted-by":"crossref","first-page":"463","DOI":"10.1109\/TIM.2009.2024699","article-title":"An all-digital self-calibration method for a vernier-based time-to-digital converter","volume":"59","author":"Rashidzadeh","year":"2010","journal-title":"IEEE Trans. Instrum. Meas."},{"key":"ref_13","doi-asserted-by":"crossref","unstructured":"Wang, X., Tehranipoor, M., and Datta, R. (2008, January 10\u201313). Path-RO: A novel on-chip critical path delay measurement under process variations. San Jose, CA, USA.","DOI":"10.1109\/ICCAD.2008.4681644"},{"key":"ref_14","doi-asserted-by":"crossref","first-page":"910","DOI":"10.1049\/el.2012.0371","article-title":"Analogously tunable delay line for on-chip measurements with sub-picosecond resolution in 90 nm CMOS","volume":"48","author":"Schidl","year":"2012","journal-title":"Electron. Lett."},{"key":"ref_15","first-page":"1","article-title":"High-resolution and all-digital on-chip delay measurement with low supply sensitivity for SoC applications","volume":"11","author":"Sheng","year":"2014","journal-title":"IEICE Electron. Express (ELEX)"},{"key":"ref_16","doi-asserted-by":"crossref","unstructured":"Sheng, D., and Lan, J.-C. (2011, January 7\u201310). A monotonic and low-power digitally controlled oscillator with portability for SoC applications. Seoul, Korea.","DOI":"10.1109\/MWSCAS.2011.6026675"},{"key":"ref_17","first-page":"149","article-title":"Built-in self-calibration circuit for monotonic digitally controlled oscillator design in 65-nm CMOS technology","volume":"58","author":"Chung","year":"2011","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"key":"ref_18","doi-asserted-by":"crossref","first-page":"1286","DOI":"10.1109\/JSSC.2006.874281","article-title":"CMOStime-to-digital converter with better than 10 ps single-shot precision","volume":"41","author":"Jansson","year":"2006","journal-title":"IEEE J. Solid-State Circuits"}],"container-title":["Sensors"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/1424-8220\/15\/2\/4408\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T20:42:40Z","timestamp":1760215360000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/1424-8220\/15\/2\/4408"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2,13]]},"references-count":18,"journal-issue":{"issue":"2","published-online":{"date-parts":[[2015,2]]}},"alternative-id":["s150204408"],"URL":"https:\/\/doi.org\/10.3390\/s150204408","relation":{},"ISSN":["1424-8220"],"issn-type":[{"type":"electronic","value":"1424-8220"}],"subject":[],"published":{"date-parts":[[2015,2,13]]}}}