{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T14:14:53Z","timestamp":1774966493840,"version":"3.50.1"},"reference-count":131,"publisher":"MDPI AG","issue":"9","license":[{"start":{"date-parts":[[2017,8,25]],"date-time":"2017-08-25T00:00:00Z","timestamp":1503619200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Sensors"],"abstract":"<jats:p>The bandwidth requirement of wireline communications has increased exponentially because of the ever-increasing demand for data centers and high-performance computing systems. However, it becomes difficult to satisfy the requirement with legacy electrical links which suffer from frequency-dependent losses due to skin effects, dielectric losses, channel reflections, and crosstalk, resulting in a severe bandwidth limitation. In order to overcome this challenge, it is necessary to introduce optical communication technology, which has been mainly used for long-reach communications, such as long-haul networks and metropolitan area networks, to the medium- and short-reach communication systems. However, there still remain important issues to be resolved to facilitate the adoption of the optical technologies. The most critical challenges are the energy efficiency and the cost competitiveness as compared to the legacy copper-based electrical communications. One possible solution is silicon photonics which has long been investigated by a number of research groups. Despite inherent incompatibility of silicon with the photonic world, silicon photonics is promising and is the only solution that can leverage the mature complementary metal-oxide-semiconductor (CMOS) technologies. Silicon photonics can be utilized in not only wireline communications but also countless sensor applications. This paper introduces a brief review of silicon photonics first and subsequently describes the history, overview, and categorization of the CMOS IC technology for high-speed photo-detection without enumerating the complex circuital expressions and terminologies.<\/jats:p>","DOI":"10.3390\/s17091962","type":"journal-article","created":{"date-parts":[[2017,8,25]],"date-time":"2017-08-25T11:03:17Z","timestamp":1503658997000},"page":"1962","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":20,"title":["Review of CMOS Integrated Circuit Technologies for High-Speed Photo-Detection"],"prefix":"10.3390","volume":"17","author":[{"given":"Gyu-Seob","family":"Jeong","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering and Inter-University Semiconductor Research Center, Seoul National University, Seoul 08826, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9274-0182","authenticated-orcid":false,"given":"Woorham","family":"Bae","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, Berkeley, CA 94720, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0436-703X","authenticated-orcid":false,"given":"Deog-Kyoon","family":"Jeong","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering and Inter-University Semiconductor Research Center, Seoul National University, Seoul 08826, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"1968","published-online":{"date-parts":[[2017,8,25]]},"reference":[{"key":"ref_1","unstructured":"(2017, June 19). Cisco Systems, Inc.. Available online: http:\/\/www.cisco.com."},{"key":"ref_2","doi-asserted-by":"crossref","first-page":"1687","DOI":"10.1109\/5.248958","article-title":"Silicon-based optoelectronics","volume":"81","author":"Soref","year":"1993","journal-title":"Proc. IEEE"},{"key":"ref_3","doi-asserted-by":"crossref","first-page":"1688","DOI":"10.1109\/JSTQE.2006.884089","article-title":"Development of CMOS-compatible integrated silicon photonics devices","volume":"12","author":"Izhaky","year":"2006","journal-title":"IEEE J. Sel. Top. Quantum Electron."},{"key":"ref_4","doi-asserted-by":"crossref","first-page":"s67","DOI":"10.1109\/MCOM.2012.6146487","article-title":"Silicon CMOS-integrated nano-photonics for computer and data communications beyond 100G","volume":"50","author":"Vlasov","year":"2012","journal-title":"IEEE Commun. Mag."},{"key":"ref_5","first-page":"1","article-title":"HELIOS: Photonics electronics functional integration on CMOS","volume":"7719","author":"Fedeli","year":"2010","journal-title":"SPIE Proc."},{"key":"ref_6","doi-asserted-by":"crossref","first-page":"58","DOI":"10.1109\/MM.2006.32","article-title":"CMOS photonics for high-speed interconnects","volume":"26","author":"Gunn","year":"2006","journal-title":"IEEE Micro"},{"key":"ref_7","doi-asserted-by":"crossref","first-page":"2049","DOI":"10.1109\/JSSC.2012.2197234","article-title":"10-Gbps, 5.3-mW optical transmitter and receiver circuits in 40-nm CMOS","volume":"47","author":"Liu","year":"2012","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_8","doi-asserted-by":"crossref","first-page":"72","DOI":"10.1109\/MCOM.2013.6476868","article-title":"Silicon photonics for next generation system integration platform","volume":"51","author":"Arakawa","year":"2013","journal-title":"IEEE Commun. Mag."},{"key":"ref_9","doi-asserted-by":"crossref","first-page":"3089","DOI":"10.1109\/JSSC.2015.2475180","article-title":"A 28 Gb\/s multistandard serial link transceiver for backplane applications in 28 nm CMOS","volume":"50","author":"Zhang","year":"2015","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_10","doi-asserted-by":"crossref","unstructured":"Kawamoto, T., Norimatsu, T., Kogo, K., Yuki, F., Nakajima, N., Tsuge, M., Usugi, T., Hokari, T., Koba, H., and Komori, T. (2015, January 22\u201326). Multi-standard 185 fs rms 0.3-to-28 Gb\/s 40 dB backplane signal conditioner with adaptive pattern-match 36-Tap DFE and data-rate-adjustment PLL in 28 nm CMOS. Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2015.7062922"},{"key":"ref_11","unstructured":"Norimatsu, T., Kawamoto, T., Kogo, K., Kohmu, N., Yuki, F., Nakajima, N., Muto, T., Nasu, J., Komori, T., and Koba, H. (February, January 31). A 25 Gb\/s multistandard serial link transceiver for 50 dB-loss copper cable in 28 nm CMOS. Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, San Francisco, CA, USA."},{"key":"ref_12","doi-asserted-by":"crossref","unstructured":"Peng, P.-J., Li, J.-F., Chen, L.-Y., and Lee, J. (2017, January 5\u20139). A 56 Gb\/s PAM-4\/NRZ transceiver in 40 nm CMOS. Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2017.7870285"},{"key":"ref_13","doi-asserted-by":"crossref","unstructured":"Im, J., Freitas, D., Roldan, A., Casey, R., Chen, S., Chou, A., Cronin, T., Geary, K., McLeod, S., and Zhou, L. (2017, January 5\u20139). A 40-to-56 Gb\/s PAM-4 receiver with 10-tap direct decision-feedback equalization in 16 nm FinFET. Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2017.7870287"},{"key":"ref_14","doi-asserted-by":"crossref","unstructured":"Steffan, G., Depaoli, E., Monaco, E., Sabatino, N., Audoglio, W., Rossi, A.A., Erba, S., Bassi, M., and Mazzanti, A. (2017, January 5\u20139). A 64 Gb\/s PAM-4 transmitter with 4-Tap FFE and 2.26 pJ\/b energy efficiency in 28 nm CMOS FDSOI. Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2017.7870288"},{"key":"ref_15","doi-asserted-by":"crossref","unstructured":"Dickson, T.O., Ainspan, H.A., and Meghelli, M. (2017, January 5\u20139). A 1.8 pJ\/b 56 Gb\/s PAM-4 transmitter with fractionally spaced. Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2017.7870289"},{"key":"ref_16","doi-asserted-by":"crossref","unstructured":"Gupta, S., Tellado, J., Begur, S., Yang, F., Balan, V., Inerfield, M., Dabiri, D., Dring, J., Goel, S., and Muthukumaraswamy, K. (2008, January 3\u20137). A 10 Gb\/s IEEE 802.3 an-compliant Ethernet transceiver for 100 m UTP cable in 0.13 um CMOS. Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2008.4523079"},{"key":"ref_17","doi-asserted-by":"crossref","first-page":"3547","DOI":"10.1109\/JSSC.2009.2031021","article-title":"A 4-channel 10.3 Gb\/s backplane transceiver macro with 35 dB equalizer and sign-based zero-forcing adaptive control","volume":"44","author":"Hidaka","year":"2009","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_18","doi-asserted-by":"crossref","unstructured":"Fukuda, K., Yamashita, H., Ono, G., Nemoto, R., Suzuki, E., Takemoto, T., and Yuki, F. (2010, January 7\u201311). A 12.3 mW 12.5 Gb\/s complete transceiver in 65 nm CMOS. Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2010.5433824"},{"key":"ref_19","doi-asserted-by":"crossref","unstructured":"Chen, M.-S., Shih, Y.-N., Lin, C.-L., Hung, H.-W., and Lee, J. (2011, January 20\u201324). A 40 Gb\/s TX and RX chip set in 65 nm CMOS. Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2011.5746257"},{"key":"ref_20","doi-asserted-by":"crossref","first-page":"3232","DOI":"10.1109\/JSSC.2012.2216414","article-title":"A 28 Gb\/s 4-tap FFE\/15-tap DFE serial link transceiver in 32 nm SOI CMOS technology","volume":"47","author":"Bulzacchelli","year":"2012","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_21","doi-asserted-by":"crossref","unstructured":"Raghavan, B., Cui, D., Singh, U., Maarefi, H., Pi, D., Vasani, A., Huang, Z., Momtaz, A., and Cao, J. (2013, January 17\u201321). A sub-2W 39.8-to-44.6 Gb\/s transmitter and receiver chipset with SFI-5.2 interface in 40 nm CMOS. Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2013.6487624"},{"key":"ref_22","doi-asserted-by":"crossref","unstructured":"Jaussi, J., Balamurugan, G., Hyvonen, S., Hsueh, T.-C., Musah, T., Keskin, G., Shekhar, S., Kennedy, J., Sen, S., and Inti, R. (2014, January 9\u201313). A 205 mW 32 Gb\/s 3-tap FFE\/6-tap DFE bidirectional serial link in 22 nm CMOS. Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2014.6757504"},{"key":"ref_23","doi-asserted-by":"crossref","unstructured":"Upadhyaya, P., Savoj, J., An, F.-T., Bekele, A., Jose, A., Xu, B., Wu, D., Turker, D., Aslanzadeh, H., and Hedayati, H. (2015, January 22\u201326). A 0.5-to-32.75 Gb\/s flexible-reach wireline transceiver in 20 nm CMOS. Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2015.7062923"},{"key":"ref_24","unstructured":"Shibasake, T., Danjo, T., Ogata, Y., Sakai, Y., Miyaoka, H., Terasawa, F., Kudo, M., Kano, H., Matsuda, A., and Kawai, S. (February, January 31). A 56 Gb\/s NRZ-electrical 247 mW\/lane serial-link transceiver in 28 nm CMOS. Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, San Francisco, CA, USA."},{"key":"ref_25","doi-asserted-by":"crossref","unstructured":"Han, J., Lu, Y., Sutardja, N., and Alon, E. (2017, January 5\u20139). A 60 Gb\/s 288 mW NRZ transceiver with adaptive equalization and baud-rate clock and data recovery in 65 nm CMOS technology. Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2017.7870286"},{"key":"ref_26","doi-asserted-by":"crossref","unstructured":"Balamurugan, G., O\u2019Mahony, F., Mansuri, M., Jaussi, J.E., Kennedy, J.T., and Casper, B. (2010, January 7\u201311). A 5-to-25 Gb\/s 1.6-to-3.8 mW\/(Gb\/s) reconfigurable transceiver in 45 nm CMOS. Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2010.5433826"},{"key":"ref_27","doi-asserted-by":"crossref","unstructured":"Chiang, P.-C., Hung, H.-W., Chu, H.-Y., Chen, G.-S., and Lee, J. (2014, January 9\u201313). 60 Gb\/s NRZ and PAM4 transmitters for 400 GbE in 65 nm CMOS. Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2014.6757329"},{"key":"ref_28","doi-asserted-by":"crossref","unstructured":"Kim, J., Balankutty, A., Elshazly, A., Huang, Y.-Y., Song, H., Yu, K., and O\u2019Mahony, F. (2015, January 22\u201326). A 16-to-40 Gb\/s quarter-rate NRZ\/PAM4 dual-mode transmitter in 14 nm CMOS. Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2015.7062925"},{"key":"ref_29","unstructured":"Gopalakrishnan, K., Ren, A., Tan, A., Farhood, A., Tiruvur, A., Helal, B., Loi, C.-F., Jiang, C., Cirit, H., and Quek, I. (February, January 31). A 40\/50\/100 Gb\/s PAM-4 ethernet transceiver in 28 nm CMOS. Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, San Francisco, CA, USA."},{"key":"ref_30","unstructured":"(2017, June 19). IEEE P802.3ae 10 Gb\/s Ethernet Task Force. Available online: http:\/\/www.ieee802.org\/3\/ae\/."},{"key":"ref_31","unstructured":"(2017, June 19). IEEE P802.3ba and 100 Gb\/s Ethernet Task Force. Available online: http:\/\/www.ieee802.org\/3\/ba\/."},{"key":"ref_32","unstructured":"(2017, June 19). 100G CLR4 Alliance. Available online: https:\/\/www.clr4-alliance.org\/."},{"key":"ref_33","unstructured":"(2017, June 19). CWDM4 MSA. Available online: http:\/\/www.cwdm4-msa.org\/."},{"key":"ref_34","doi-asserted-by":"crossref","first-page":"58","DOI":"10.1109\/MMW.2006.1638290","article-title":"Silicon photonics","volume":"7","author":"Jalali","year":"2006","journal-title":"IEEE Microw. Mag."},{"key":"ref_35","doi-asserted-by":"crossref","first-page":"1678","DOI":"10.1109\/JSTQE.2006.883151","article-title":"The past, present, and future of silicon photonics","volume":"12","author":"Soref","year":"2006","journal-title":"IEEE J. Sel. Top. Quantum Electron."},{"key":"ref_36","doi-asserted-by":"crossref","first-page":"48","DOI":"10.1109\/MSSC.2012.2232791","article-title":"Silicon photonics: The next fabless semiconductor industry","volume":"5","author":"Hochberg","year":"2013","journal-title":"IEEE Solid-State Circuits Mag."},{"key":"ref_37","doi-asserted-by":"crossref","first-page":"1096","DOI":"10.1364\/OE.20.001096","article-title":"Zero-bias 40 Gbit\/s germanium waveguide photodetector on silicon","volume":"20","author":"Vivien","year":"2012","journal-title":"Opt. Express"},{"key":"ref_38","doi-asserted-by":"crossref","first-page":"80","DOI":"10.1038\/nature08813","article-title":"Reinventing germanium avalanche photodetector for nanophotonic on-chip optical interconnects","volume":"464","author":"Assefa","year":"2010","journal-title":"Nature"},{"key":"ref_39","doi-asserted-by":"crossref","first-page":"234","DOI":"10.1109\/LPT.2011.2177081","article-title":"50-Gb\/s silicon optical modulator","volume":"24","author":"Thomson","year":"2012","journal-title":"IEEE Photonics Technol. Lett."},{"key":"ref_40","unstructured":"Temporiti, E., Minoia, G., Repossi, M., Baldi, D., Ghilioni, A., and Svelto, F. (February, January 31). A 56 Gb\/s 300 mW silicon-photonics transmitter in 3D-integrated PIC25G and 55 nm BiCMOS technologies. Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, San Francisco, CA, USA."},{"key":"ref_41","doi-asserted-by":"crossref","first-page":"325","DOI":"10.1038\/nature03569","article-title":"Micrometre-scale silicon electro-optic modulator","volume":"435","author":"Xu","year":"2005","journal-title":"Nature"},{"key":"ref_42","doi-asserted-by":"crossref","first-page":"20435","DOI":"10.1364\/OE.19.020435","article-title":"25 Gb\/s 1V-driving CMOS ring modulator with integrated thermal tuning","volume":"19","author":"Li","year":"2011","journal-title":"Opt. Express"},{"key":"ref_43","doi-asserted-by":"crossref","unstructured":"Rakowski, M., Pantouvaki, M., De Heyn, P., Verheyen, P., Ingels, M., Chen, H., De Coster, J., Lepage, G., Snyder, B., and De Meyer, K. (2015, January 22\u201326). A 4 \u00d7 20 Gb\/s WDM ring-based hybrid CMOS silicon photonics transceiver. Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2015.7063099"},{"key":"ref_44","doi-asserted-by":"crossref","first-page":"2945","DOI":"10.1109\/JSSC.2006.884388","article-title":"A Fully Integrated 20-Gb\/s Optoelectronic Transceiver Implemented in a Standard 0.13-\u00b5m CMOS SOI Technology","volume":"41","author":"Analui","year":"2006","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_45","doi-asserted-by":"crossref","first-page":"2736","DOI":"10.1109\/JSSC.2007.908713","article-title":"A Fully Integrated 4 \u00d7 10-Gb\/s DWDM Optoelectronic Transceiver Implemented in a Standard 0.13 \u00b5m CMOS SOI Technology","volume":"42","author":"Narasimha","year":"2007","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_46","doi-asserted-by":"crossref","first-page":"1693","DOI":"10.1109\/JSSC.2012.2191684","article-title":"A monolithically-integrated optical receiver in standard 45-nm SOI","volume":"47","author":"Georgas","year":"2012","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_47","doi-asserted-by":"crossref","first-page":"1309","DOI":"10.1109\/JSSC.2012.2189835","article-title":"A monolithic 25-Gb\/s transceiver with photonic ring modulators and Ge detectors in a 130-nm CMOS SOI process","volume":"47","author":"Buckwalter","year":"2012","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_48","doi-asserted-by":"crossref","first-page":"534","DOI":"10.1038\/nature16454","article-title":"Single-chip microprocessor that communicates directly using light","volume":"528","author":"Sun","year":"2015","journal-title":"Nature"},{"key":"ref_49","doi-asserted-by":"crossref","unstructured":"Meade, R., Orcutt, J.S., Mehta, K., Tehar-Zahav, O., Miller, D., Georgas, M., Moss, B., Sun, C., Chen, Y.-H., and Shainline, J. (2014, January 9\u201312). Integration of silicon photonics in bulk CMOS. Proceedings of the IEEE Symposium on VLSI Technology Digest of Technical Papers, Honolulu, HI, USA.","DOI":"10.1109\/VLSIT.2014.6894427"},{"key":"ref_50","doi-asserted-by":"crossref","first-page":"828","DOI":"10.1109\/JSSC.2014.2382101","article-title":"A monolithically-integrated chip-to-chip optical link in bulk CMOS","volume":"50","author":"Sun","year":"2015","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_51","doi-asserted-by":"crossref","first-page":"A25","DOI":"10.1364\/PRJ.2.000A25","article-title":"Bulk-Si photonics technology for DRAM interface [Invited]","volume":"2","author":"Byun","year":"2014","journal-title":"Photonics Res."},{"key":"ref_52","doi-asserted-by":"crossref","unstructured":"Proesel, J., Schow, C., and Rylyakov, A. (2012, January 19\u201323). 25 Gb\/s 3.6 pJ\/b and 15 Gb\/s 1.37 pJ\/b VCSEL-based optical links in 90 nm CMOS. Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2012.6177072"},{"key":"ref_53","doi-asserted-by":"crossref","unstructured":"Cevrero, A., Ozkaya, I., Francese, P.A., Menolfi, C., Morf, T., Brandli, M., Kuchta, D., Kull, L., Proesel, J., and Kossel, M. (2017, January 5\u20139). A 64 Gb\/s 1.4 pJ\/b NRZ optical-receiver data-path in 14 nm CMOS FinFET. Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2017.7870471"},{"key":"ref_54","doi-asserted-by":"crossref","first-page":"2259","DOI":"10.1109\/JSSC.2014.2349976","article-title":"A 25-to-28 Gb\/s High-Sensitivity (\u22129.7 dBm) 65 nm CMOS Optical Receiver for Board-to-Board Interconnects","volume":"49","author":"Takemoto","year":"2014","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_55","doi-asserted-by":"crossref","unstructured":"Morita, H., Uchino, K., Otani, E., Ohtorii, H., Ogura, T., Oniki, K., Oka, S., Yanagawa, S., and Suzuki, H. (2014, January 9\u201313). A 12\u00d7 5 two-dimensional optical I\/O array for 600 Gb\/s chip-to-chip interconnect in 65 nm CMOS. Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2014.6757372"},{"key":"ref_56","doi-asserted-by":"crossref","unstructured":"Chen, Y., Kibune, M., Toda, A., Hayakawa, A., Akiyama, T., Sekiguchi, S., Ebe, H., Imaizumi, N., Akahoshi, T., and Akiyama, S. (2015, January 22\u201326). A 25 Gb\/s hybrid integrated silicon photonic transceiver in 28 nm CMOS and SOI. Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2015.7063096"},{"key":"ref_57","doi-asserted-by":"crossref","unstructured":"Cignoli, M., Minoia, G., Repossi, M., Baldi, D., Ghilioni, A., Temporiti, E., and Svelto, F. (2015, January 22\u201326). A 1310 nm 3D-integrated silicon photonics Mach-Zehnder-based transmitter with 275 mW multistage CMOS driver achieving 6 dB extinction ratio at 25 Gb\/s. Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2015.7063103"},{"key":"ref_58","doi-asserted-by":"crossref","first-page":"152","DOI":"10.1109\/LPT.2006.890109","article-title":"CMOS-compatible all-Si high-speed waveguide photodiodes with high responsivity in near-infrared communication band","volume":"19","author":"Geis","year":"2007","journal-title":"IEEE Photonics Technol. Lett."},{"key":"ref_59","doi-asserted-by":"crossref","first-page":"5193","DOI":"10.1364\/OE.17.005193","article-title":"Silicon waveguide infrared photodiodes with> 35 GHz bandwidth and phototransistors with 50 AW-1 response","volume":"17","author":"Geis","year":"2009","journal-title":"Opt. Express"},{"key":"ref_60","doi-asserted-by":"crossref","first-page":"14671","DOI":"10.1364\/OE.18.014671","article-title":"Silicon photonic resonator-enhanced defect-mediated photodiode for sub-bandgap detection","volume":"18","author":"Doylend","year":"2010","journal-title":"Opt. Express"},{"key":"ref_61","doi-asserted-by":"crossref","first-page":"52","DOI":"10.1364\/OL.36.000052","article-title":"Waveguide-integrated telecom-wavelength photodiode in deposited silicon","volume":"36","author":"Preston","year":"2011","journal-title":"Opt. Lett."},{"key":"ref_62","doi-asserted-by":"crossref","first-page":"1061","DOI":"10.1364\/OL.39.001061","article-title":"Polycrystalline silicon ring resonator photodiodes in a bulk complementary metal-oxide-semiconductor process","volume":"39","author":"Mehta","year":"2014","journal-title":"Opt. Lett."},{"key":"ref_63","doi-asserted-by":"crossref","unstructured":"Reed, G.T. (2008). Silicon Photonics: The State of the Art, John Wiley & Sons.","DOI":"10.1002\/9780470994535"},{"key":"ref_64","doi-asserted-by":"crossref","first-page":"2125","DOI":"10.1063\/1.122399","article-title":"High-quality germanium photodiodes integrated on silicon substrates using optimized relaxed graded buffers","volume":"73","author":"Samavedam","year":"1998","journal-title":"Appl. Phys. Lett."},{"key":"ref_65","doi-asserted-by":"crossref","first-page":"3175","DOI":"10.1063\/1.121584","article-title":"Metal\u2013semiconductor\u2013metal near-infrared light detector based on epitaxial Ge\/Si","volume":"72","author":"Colace","year":"1998","journal-title":"Appl. Phys. Lett."},{"key":"ref_66","doi-asserted-by":"crossref","first-page":"2909","DOI":"10.1063\/1.125187","article-title":"High-quality Ge epilayers on Si with low threading-dislocation densities","volume":"75","author":"Luan","year":"1999","journal-title":"Appl. Phys. Lett."},{"key":"ref_67","doi-asserted-by":"crossref","first-page":"586","DOI":"10.1063\/1.1496492","article-title":"High performance germanium-on-silicon detectors for optical communications","volume":"81","author":"Fama","year":"2002","journal-title":"Appl. Phys. Lett."},{"key":"ref_68","doi-asserted-by":"crossref","first-page":"1161","DOI":"10.1109\/LED.2009.2030905","article-title":"High-efficiency pin photodetectors on selective-area-grown Ge for monolithic integration","volume":"30","author":"Yu","year":"2009","journal-title":"IEEE Electron Device Lett."},{"key":"ref_69","doi-asserted-by":"crossref","first-page":"615","DOI":"10.1109\/JSSC.2011.2178723","article-title":"A 40-Gb\/s optical transceiver front-end in 45 nm SOI CMOS","volume":"47","author":"Kim","year":"2012","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_70","doi-asserted-by":"crossref","unstructured":"Proesel, J., Rylyakov, A., and Schow, C. (2013, January 17\u201321). Optical receivers using DFE-IIR equalization. Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2013.6487668"},{"key":"ref_71","unstructured":"Park, S.M., and Toumazou, C. (2000, January 19\u201321). A packaged low-noise high-speed regulated cascode transimpedance amplifier using a 0.6 \u00b5m N-well CMOS technology. Proceedings of the IEEE European Solid-State Circuits Conference (ESSCIRC), Stockholm, Sweden."},{"key":"ref_72","doi-asserted-by":"crossref","first-page":"112","DOI":"10.1109\/JSSC.2003.820884","article-title":"1.25-Gb\/s regulated cascode CMOS transimpedance amplifier for gigabit ethernet applications","volume":"39","author":"Park","year":"2004","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_73","doi-asserted-by":"crossref","first-page":"971","DOI":"10.1109\/JSSC.2004.827795","article-title":"1-Gb\/s 80-dB\u03a9 fully differential CMOS transimpedance amplifier in multichip on oxide technology for optical interconnects","volume":"39","author":"Park","year":"2004","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_74","doi-asserted-by":"crossref","first-page":"471","DOI":"10.1109\/JSSC.2013.2291099","article-title":"A 25-Gb\/s 2.2-W 65-nm CMOS optical transceiver using a power-supply-variation-tolerant analog front end and data-format conversion","volume":"49","author":"Takemoto","year":"2014","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_75","doi-asserted-by":"crossref","first-page":"885","DOI":"10.1109\/JSSC.2004.827807","article-title":"A low-power 20-GHz 52-dB\u03a9 transimpedance amplifier in 80-nm CMOS","volume":"39","author":"Kromer","year":"2004","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_76","doi-asserted-by":"crossref","first-page":"986","DOI":"10.1109\/JSSC.1984.1052255","article-title":"Gigahertz transresistance amplifiers in fine line NMOS","volume":"19","author":"Abidi","year":"1984","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_77","doi-asserted-by":"crossref","first-page":"573","DOI":"10.1109\/JSSC.2014.2365700","article-title":"4\u00d7 25 Gb\/s transceiver with optical front-end for 100 GbE system in 65 nm CMOS technology","volume":"50","author":"Chiang","year":"2015","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_78","doi-asserted-by":"crossref","unstructured":"Lim, P.-W., Tzeng, A.Y., Chuang, H.L., and Onge, S.S. (1993, January 24\u201326). A 3.3-V monolithic photodetector\/CMOS-preamplifier for 531 Mb\/s optical data link applications. Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.1993.280069"},{"key":"ref_79","doi-asserted-by":"crossref","first-page":"1489","DOI":"10.1049\/el:20000935","article-title":"Low-power, small-footprint gigabit Ethernet-compatible optical receiver circuit in 0.25\/spl mu\/m CMOS","volume":"36","author":"Woodward","year":"2000","journal-title":"Electron. Lett."},{"key":"ref_80","doi-asserted-by":"crossref","first-page":"1263","DOI":"10.1109\/JSSC.2004.831783","article-title":"Bandwidth enhancement for transimpedance amplifiers","volume":"39","author":"Analui","year":"2004","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_81","doi-asserted-by":"crossref","first-page":"1552","DOI":"10.1109\/4.340430","article-title":"A CMOS 18 THz\/spl Omega\/248 Mb\/s transimpedance amplifier and 155 Mb\/s LED-driver for low cost optical fiber links","volume":"29","author":"Ingels","year":"1994","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_82","unstructured":"Yoon, T., and Jalali, B. (1997, January 16\u201318). 1.25 Gb\/s CMOS differential transimpedance amplifier for gigabit networks. Proceedings of the IEEE European Solid-State Circuits Conference (ESSCIRC), Southampton, UK."},{"key":"ref_83","doi-asserted-by":"crossref","first-page":"2856","DOI":"10.1109\/JSSC.2009.2028755","article-title":"High-speed optical receivers with integrated photodiode in 130 nm CMOS","volume":"44","author":"Tavernier","year":"2009","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_84","doi-asserted-by":"crossref","first-page":"1252","DOI":"10.1049\/el:19980855","article-title":"1 Gbit\/s CMOS photoreceiver with integrated detector operating at 850 nm","volume":"34","author":"Woodward","year":"1998","journal-title":"Electron. Lett."},{"key":"ref_85","doi-asserted-by":"crossref","unstructured":"Huang, T.-C., Chung, T.-W., Chern, C.-H., Huang, M.-C., Lin, C.-C., and Hsueh, F.-L. (2014, January 9\u201313). A 28 Gb\/s 1 pJ\/b shared-inductor optical receiver with 56% chip-area reduction in 28 nm CMOS. Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2014.6757374"},{"key":"ref_86","doi-asserted-by":"crossref","first-page":"1419","DOI":"10.1109\/JSSC.2014.2321574","article-title":"Silicon photonic transceiver circuits with microring resonator bias-based wavelength stabilization in 65 nm CMOS","volume":"49","author":"Li","year":"2014","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_87","doi-asserted-by":"crossref","first-page":"1437","DOI":"10.1109\/JSSC.2014.2322868","article-title":"A low-noise design technique for high-speed CMOS optical receivers","volume":"49","author":"Li","year":"2014","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_88","doi-asserted-by":"crossref","unstructured":"Rylyakov, A., Proesel, J., Rylov, S., Lee, B., Bulzacchelli, J., Ardey, A., Parker, B., Beakes, M., Baks, C., and Schow, C. (2015, January 22\u201326). A 25 Gb\/s burst-mode receiver for rapidly reconfigurable optical networks. Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2015.7063095"},{"key":"ref_89","doi-asserted-by":"crossref","first-page":"2603","DOI":"10.1109\/JSSC.2015.2465843","article-title":"A 22 to 26.5 Gb\/s optical receiver with all-digital clock and data recovery in a 65 nm CMOS process","volume":"50","author":"Chu","year":"2015","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_90","doi-asserted-by":"crossref","first-page":"893","DOI":"10.1109\/JSSC.2016.2519390","article-title":"A 45 nm CMOS-SOI monolithic photonics platform with bit-statistics-based resonant microring thermal tuning","volume":"51","author":"Sun","year":"2016","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_91","doi-asserted-by":"crossref","first-page":"2129","DOI":"10.1109\/JSSC.2016.2582858","article-title":"A 25 Gb\/s Hybrid-Integrated Silicon Photonic Source-Synchronous Receiver With Microring Wavelength Stabilization","volume":"51","author":"Yu","year":"2016","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_92","doi-asserted-by":"crossref","unstructured":"Emami-Neyestanak, A., Liu, D., Keeler, G., Helman, N., and Horowitz, M. (2002, January 13\u201315). A 1.6 Gb\/s, 3 mW CMOS receiver for optical communication. Proceedings of the IEEE Symposium on VLSI Circuits Digest of Technical Papers, Honolulu, HI, USA.","DOI":"10.1109\/VLSIC.2002.1015053"},{"key":"ref_93","doi-asserted-by":"crossref","first-page":"1235","DOI":"10.1109\/JSSC.2008.920330","article-title":"A 90 nm CMOS 16 Gb\/s transceiver for optical interconnects","volume":"43","author":"Palermo","year":"2008","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_94","doi-asserted-by":"crossref","first-page":"344","DOI":"10.1109\/JSSC.2012.2227612","article-title":"A 24-Gb\/s double-sampling receiver for ultra-low-power optical communication","volume":"48","author":"Nazari","year":"2013","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_95","doi-asserted-by":"crossref","first-page":"346","DOI":"10.1109\/4.826816","article-title":"Bandwidth extension in CMOS with optimized on-chip inductors","volume":"35","author":"Mohan","year":"2000","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_96","doi-asserted-by":"crossref","first-page":"1571","DOI":"10.1109\/JSSC.2004.831600","article-title":"Analysis and modeling of bang-bang clock and data recovery circuits","volume":"39","author":"Lee","year":"2004","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_97","first-page":"348","article-title":"A 20-Gb\/s Transformer-Based Current-Mode Optical Receiver in 0.13-\u00b5m CMOS","volume":"57","author":"Han","year":"2010","journal-title":"IEEE Trans. Circuits Syst. II Express Br."},{"key":"ref_98","doi-asserted-by":"crossref","first-page":"1964","DOI":"10.1109\/TCSI.2010.2041502","article-title":"Bandwidth enhancement with low group-delay variation for a 40-Gb\/s transimpedance amplifier","volume":"57","author":"Kim","year":"2010","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"ref_99","unstructured":"Park, K.-S., Yoo, B.-J., Hwang, M.-S., Chi, H., Kim, H.-C., Park, J.-W., Kim, K., and Jeong, D.-K. (2010, January 8\u201310). A 10-Gb\/s optical receiver front-end with 5-mW transimpedance amplifier. Proceedings of the IEEE Asian Solid-State Circuits Conference (A-SSCC), Beijing, China."},{"key":"ref_100","doi-asserted-by":"crossref","first-page":"2234","DOI":"10.1109\/TVLSI.2015.2504459","article-title":"Design of silicon photonic interconnect ICS in 65-nm CMOS technology","volume":"24","author":"Bae","year":"2016","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref_101","doi-asserted-by":"crossref","first-page":"2389","DOI":"10.1109\/JSSC.2004.835639","article-title":"40-Gb\/s amplifier and ESD protection circuit in 0.18-\u00b5m CMOS technology","volume":"39","author":"Galal","year":"2004","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_102","doi-asserted-by":"crossref","first-page":"2424","DOI":"10.1109\/JSSC.2006.883336","article-title":"Bandwidth extension techniques for CMOS amplifiers","volume":"41","author":"Shekhar","year":"2006","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_103","doi-asserted-by":"crossref","first-page":"2544","DOI":"10.1109\/TCSI.2009.2023772","article-title":"Design Optimization of On-Chip Inductive Peaking Structures for 0.13-\u00b5m CMOS 40-Gb\/s Transmitter Circuits","volume":"56","author":"Kim","year":"2009","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"ref_104","doi-asserted-by":"crossref","first-page":"94","DOI":"10.1109\/MCOM.2002.1024421","article-title":"Challenges in the design high-speed clock and data recovery circuits","volume":"40","author":"Razavi","year":"2002","journal-title":"IEEE Commun. Mag."},{"key":"ref_105","doi-asserted-by":"crossref","unstructured":"Jeong, G.-S., Chi, H., Kim, K., and Jeong, D.-K. (2014, January 1\u20135). A 20-Gb\/s 1.27 pJ\/b low-power optical receiver front-end in 65 nm CMOS, Circuits and Systems (ISCAS). Proceedings of the IEEE Symposium on Circuits and Systems (ISCAS), Melbourne, Australia.","DOI":"10.1109\/ISCAS.2014.6865429"},{"key":"ref_106","doi-asserted-by":"crossref","first-page":"2844","DOI":"10.1109\/TCSI.2010.2050231","article-title":"A 5-Gbit\/s CMOS optical receiver with integrated spatially modulated light detector and equalization","volume":"57","author":"Kao","year":"2010","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"ref_107","unstructured":"Razavi, B. (2009). Fundamentals of Microelectronics, Wiley."},{"key":"ref_108","unstructured":"Razavi, B. (2002). Design of Integrated Circuits for Optical Communications, McGraw-Hill."},{"key":"ref_109","doi-asserted-by":"crossref","first-page":"2885","DOI":"10.1109\/JSSC.2006.884342","article-title":"A 10-Gb\/s 5-tap DFE\/4-tap FFE transceiver in 90-nm CMOS technology","volume":"41","author":"Bulzacchelli","year":"2006","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_110","doi-asserted-by":"crossref","first-page":"3091","DOI":"10.1109\/JSSC.2014.2349974","article-title":"A 28 Gb\/s 560 mW multi-standard SerDes with single-stage analog front-end and 14-tap decision feedback equalizer in 28 nm CMOS","volume":"49","author":"Kimura","year":"2014","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_111","doi-asserted-by":"crossref","first-page":"450","DOI":"10.1109\/4.557648","article-title":"A mixed-signal decision-feedback equalizer that uses a look-ahead architecture","volume":"32","author":"Kajley","year":"1997","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_112","doi-asserted-by":"crossref","first-page":"1012","DOI":"10.1109\/JSSC.2004.842863","article-title":"Autonomous dual-mode (PAM2\/4) serial link transceiver with adaptive equalization and data recovery","volume":"40","author":"Stojanovic","year":"2005","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_113","doi-asserted-by":"crossref","first-page":"2157","DOI":"10.1109\/JSSC.2008.2001876","article-title":"Edge and data adaptive equalization of serial-link transceivers","volume":"43","author":"Wong","year":"2008","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_114","doi-asserted-by":"crossref","first-page":"909","DOI":"10.1109\/JSSC.2010.2040117","article-title":"A 21-Gb\/s 87-mW transceiver with FFE\/DFE\/analog equalizer in 65-nm CMOS technology","volume":"45","author":"Wang","year":"2010","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_115","doi-asserted-by":"crossref","first-page":"2679","DOI":"10.1109\/JSSC.2016.2602224","article-title":"A 20 Gb\/s CMOS Optical Receiver With Limited-Bandwidth Front End and Local Feedback IIR-DFE","volume":"51","author":"Carusone","year":"2016","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_116","doi-asserted-by":"crossref","first-page":"68","DOI":"10.1109\/MCOM.2003.1252801","article-title":"Multi-gigabit-rate clock and data recovery based on blind oversampling","volume":"41","author":"Kim","year":"2003","journal-title":"IEEE Commun. Mag."},{"key":"ref_117","doi-asserted-by":"crossref","first-page":"876","DOI":"10.1109\/4.845191","article-title":"Improved sense-amplifier-based flip-flop: Design and measurements","volume":"35","author":"Nikolic","year":"2000","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_118","doi-asserted-by":"crossref","first-page":"1844","DOI":"10.1109\/TCSI.2009.2028449","article-title":"Simulation and analysis of random decision errors in clocked comparators","volume":"56","author":"Kim","year":"2009","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"ref_119","doi-asserted-by":"crossref","first-page":"1393","DOI":"10.1109\/TCSI.2016.2578960","article-title":"A 0.36 pJ\/bit, 0.025 mm2, 12.5 Gb\/s Forwarded-Clock Receiver With a Stuck-Free Delay-Locked Loop and a Half-Bit Delay Line in 65-nm CMOS Technology","volume":"63","author":"Bae","year":"2016","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"ref_120","doi-asserted-by":"crossref","first-page":"45","DOI":"10.1109\/MCAS.2008.930152","article-title":"Architectures for multi-gigabit wire-linked clock and data recovery","volume":"8","author":"Hsieh","year":"2008","journal-title":"IEEE Circuits Syst. Mag."},{"key":"ref_121","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1109\/TCSI.2008.931647","article-title":"Clocking analysis, implementation and measurement techniques for high-speed data links\u2014A tutorial","volume":"56","author":"Casper","year":"2009","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"ref_122","unstructured":"Kim, J. (2002). Design of CMOS Adaptive-Supply Serial Links. [Ph.D. Thesis, Stanford University]."},{"key":"ref_123","unstructured":"Hwang, M.-S., Lee, S.-Y., Kim, J.-K., Kim, S., and Jeong, D.-K. (2007, January 12\u201314). A 180-Mb\/s to 3.2-Gb\/s, continuous-rate, fast-locking CDR without using external reference clock. Proceedings of the IEEE Asian Solid-State Circuits Conference (A-SSCC), Jeju City, Korea."},{"key":"ref_124","first-page":"2421","article-title":"A 2 \u00d7 25-Gb\/s Receiver with 2: 5 DMUX for 100-Gb\/s Ethernet","volume":"45","author":"Wu","year":"2010","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_125","doi-asserted-by":"crossref","unstructured":"Emami-Neyestanak, A., Palermo, S., Lee, H.-C., and Horowitz, M. (2004, January 17\u201319). CMOS transceiver with baud rate clock recovery for optical interconnects. Proceedings of the IEEE Symposium on VLSI Circuits Digest of Technical Papers, Honolulu, HI, USA.","DOI":"10.1109\/VLSIC.2004.1346633"},{"key":"ref_126","doi-asserted-by":"crossref","first-page":"1683","DOI":"10.1109\/4.641688","article-title":"A semidigital dual delay-locked loop","volume":"32","author":"Sidiropoulos","year":"1997","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_127","doi-asserted-by":"crossref","first-page":"209","DOI":"10.1109\/55.568766","article-title":"Quantum-mechanical modeling of electron tunneling current from the inversion layer of ultra-thin-oxide nMOSFET\u2019s","volume":"18","author":"Lo","year":"1997","journal-title":"IEEE Electron Device Lett."},{"key":"ref_128","doi-asserted-by":"crossref","unstructured":"Holzer, R. (2002, January 7). A 1 V CMOS PLL designed in high-leakage CMOS process operating at 10\u2013700 MHz. Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2002.993041"},{"key":"ref_129","doi-asserted-by":"crossref","first-page":"1774","DOI":"10.1109\/TED.2009.2022696","article-title":"Impact of gate leakage on performances of phase-locked loop circuit in nanoscale CMOS technology","volume":"56","author":"Chen","year":"2009","journal-title":"IEEE Trans. Electron Devices"},{"key":"ref_130","first-page":"525","article-title":"A leakage-compensated PLL in 65-nm CMOS technology","volume":"56","author":"Hung","year":"2009","journal-title":"IEEE Trans. Circuits Syst. II Express Br."},{"key":"ref_131","doi-asserted-by":"crossref","first-page":"48","DOI":"10.5573\/JSTS.2017.17.1.048","article-title":"Design of a Transceiver Transmitting Power, Clock, and Data over a Single Optical Fiber for Future Automotive Network System","volume":"17","author":"Bae","year":"2017","journal-title":"J. Semicond. Technol. Sci."}],"container-title":["Sensors"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/1424-8220\/17\/9\/1962\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T18:43:17Z","timestamp":1760208197000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/1424-8220\/17\/9\/1962"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8,25]]},"references-count":131,"journal-issue":{"issue":"9","published-online":{"date-parts":[[2017,9]]}},"alternative-id":["s17091962"],"URL":"https:\/\/doi.org\/10.3390\/s17091962","relation":{},"ISSN":["1424-8220"],"issn-type":[{"value":"1424-8220","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,8,25]]}}}