{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,28]],"date-time":"2026-02-28T04:27:37Z","timestamp":1772252857392,"version":"3.50.1"},"reference-count":25,"publisher":"MDPI AG","issue":"6","license":[{"start":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T00:00:00Z","timestamp":1527811200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Sensors"],"abstract":"<jats:p>This paper presents a 612\u20131152 MHz Injection-Locked Frequency Multiplier (ILFM). The proposed ILFM is used to send an input signal to a receiver in only the I\/Q mismatch calibration mode. Adopting a Phase-Locked Loop (PLL) to calibrate the receiver places a burden on this system because of the additional area and power consumption that is required. Instead of the PLL, to satisfy high-frequency, low-jitter and low-area requirements, a Ring Oscillator is adopted in the system. The free-running frequency of the ILFM is automatically and digitally calibrated to reflect the frequency of the injected signal from the harmonics of the reference clock. To control the frequency of the ILFM, the load current is digitally tuned with a 6-bit digital control signal. The proposed ILFM locks to the target frequency using a digitally controlled Frequency Locked Loop (FLL). This chip is fabricated using 1-poly 6-metal 0.18 \u00b5m CMOS and has achieved the wide tuning range of 612\u20131152 MHz. The power consumption is 0.95 mW from a supply voltage of 1.8 V. The measured phase noise of the ILFM is \u2212108 dBc\/Hz at a 1 MHz offset.<\/jats:p>","DOI":"10.3390\/s18061777","type":"journal-article","created":{"date-parts":[[2018,6,4]],"date-time":"2018-06-04T08:52:03Z","timestamp":1528102323000},"page":"1777","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["A Design of Small Area, 0.95 mW, 612\u20131152 MHz Open Loop Injection-Locked Frequency Multiplier for IoT Sensor Applications"],"prefix":"10.3390","volume":"18","author":[{"given":"SungJin","family":"Kim","sequence":"first","affiliation":[{"name":"College of Information and Communication Engineering, Sungkyunkwan University, Suwon 16419, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dong-Gyu","family":"Kim","sequence":"additional","affiliation":[{"name":"College of Information and Communication Engineering, Sungkyunkwan University, Suwon 16419, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chanho","family":"Kim","sequence":"additional","affiliation":[{"name":"College of Information and Communication Engineering, Sungkyunkwan University, Suwon 16419, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dong Soo","family":"Lee","sequence":"additional","affiliation":[{"name":"College of Information and Communication Engineering, Sungkyunkwan University, Suwon 16419, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Behnam","family":"Samadpoor Rikan","sequence":"additional","affiliation":[{"name":"College of Information and Communication Engineering, Sungkyunkwan University, Suwon 16419, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"YoungGun","family":"Pu","sequence":"additional","affiliation":[{"name":"College of Information and Communication Engineering, Sungkyunkwan University, Suwon 16419, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sang-Sun","family":"Yoo","sequence":"additional","affiliation":[{"name":"Department of Smart Automobile, Pyeongtaek University, Pyeongtaek 17869, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Minjae","family":"Lee","sequence":"additional","affiliation":[{"name":"School of Information and Communications, Gwangju Institute of Science and Technology, Gwangju 61005, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8074-1137","authenticated-orcid":false,"given":"KeumCheol","family":"Hwang","sequence":"additional","affiliation":[{"name":"College of Information and Communication Engineering, Sungkyunkwan University, Suwon 16419, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youngoo","family":"Yang","sequence":"additional","affiliation":[{"name":"College of Information and Communication Engineering, Sungkyunkwan University, Suwon 16419, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kang-Yoon","family":"Lee","sequence":"additional","affiliation":[{"name":"College of Information and Communication Engineering, Sungkyunkwan University, Suwon 16419, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"1968","published-online":{"date-parts":[[2018,6,1]]},"reference":[{"key":"ref_1","doi-asserted-by":"crossref","first-page":"879","DOI":"10.1109\/TMTT.2014.2307832","article-title":"Eliminating the Impacts of Flicker Noise and DC Offset in Zero-IF Architecture Pulse Compression Radars","volume":"62","author":"Salamin","year":"2014","journal-title":"IEEE Trans. Microw. Theory Tech."},{"key":"ref_2","doi-asserted-by":"crossref","first-page":"2693","DOI":"10.1109\/JSSC.2006.884183","article-title":"A complex image rejection circuit with sign detection only","volume":"41","author":"Lerstaveesin","year":"2006","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_3","doi-asserted-by":"crossref","first-page":"247","DOI":"10.1109\/TCSI.2005.857545","article-title":"The effect of I\/Q imbalance and complex filter component mismatch in low-IF receivers","volume":"53","author":"Mahattanakul","year":"2006","journal-title":"IEEE Trans. Circuits Syst. I Exp. Briefs Regul. Pap."},{"key":"ref_4","unstructured":"Kim, S.Y., Jeong, M.S., Kim, Y.G., Kim, B.K., Lee, T.J., Lee, K.H., and Kim, B.E. (2008, January 3\u20135). A complex band-pass filter for low-IF conversion DAB\/T-DMB tuner with I\/Q mismatch calibration. Proceedings of the IEEE ASSCC, Fukuoka, Japan."},{"key":"ref_5","first-page":"30","article-title":"Power-scalable, complex bandpass\/low-pass filter with I\/Q imbalance calibration for a multimode GNSS receiver","volume":"59","author":"Xu","year":"2012","journal-title":"IEEE Trans. Circuits Syst. II Exp. Briefs"},{"key":"ref_6","doi-asserted-by":"crossref","first-page":"572","DOI":"10.1109\/JSSC.2010.2102510","article-title":"A low-IF\/zero-IF reconfigurable analog baseband IC with an I\/Q imbalance cancellation scheme","volume":"46","author":"Kitsunezuka","year":"2011","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_7","unstructured":"Choi, S., Yoo, S., and Choi, J. (February, January 31). A 185fsrms-Integrated-Jitter and \u2212245 dB FOM PVT-Robust Ring-VCO-Based Injection-Locked Clock Multiplier with a Continuous Frequency-Tracking Loop Using a Replica-Delay Cell and a Dual-Edge Phase Detector. Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA."},{"key":"ref_8","doi-asserted-by":"crossref","first-page":"401","DOI":"10.1109\/JSSC.2015.2496781","article-title":"A Low-Jitter and Fractional-Resolution Injection-Locked Clock Multiplier Using a DLL-Based Real-Time PVT Calibrator with Replica-Delay Cells","volume":"51","author":"Kim","year":"2016","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_9","doi-asserted-by":"crossref","first-page":"1240","DOI":"10.1049\/el.2017.2238","article-title":"Frequency acquisition technique for injection-locked clock generator using asynchronous-sampling frequency detection","volume":"53","author":"Bae","year":"2017","journal-title":"Electron. Lett."},{"key":"ref_10","doi-asserted-by":"crossref","first-page":"417","DOI":"10.1109\/JSSC.2012.2227609","article-title":"A 2.4 GHz sub-harmonically injection-locked PLL with self-calibrated injection timing","volume":"48","author":"Huang","year":"2013","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_11","doi-asserted-by":"crossref","unstructured":"Gao, X., Klumperink, E.A.M., Socci, G., Bohsali, M., and Nauta, B. (2010, January 16\u201318). A 2.2 GHz sub-sampling PLL with 0.16 psrms Jitter and \u2212125 dBc\/Hz In-band phase noise at 700 \u03bcW loop-components power. Proceedings of the 2010 IEEE Symposium on VLSI Circuits (VLSIC), Honolulu, HI, USA.","DOI":"10.1109\/VLSIC.2010.5560323"},{"key":"ref_12","doi-asserted-by":"crossref","unstructured":"Cho, S.Y., Kim, S.K., Choo, M.S., Lee, J., Ko, H.G., Jang, S., Chu, S.H., Bea, W., Kim, Y., and Jeong, D.K. (2015, January 14\u201318). A 5-GHz Subharmonically Injection-Locked All-Digital PLL with Complementary Switched Injection. Proceedings of the European Solid-State Circuits Conference (ESSCIRC), Graz, Austria.","DOI":"10.1109\/ESSCIRC.2015.7313908"},{"key":"ref_13","doi-asserted-by":"crossref","first-page":"1878","DOI":"10.1109\/JSSC.2016.2574804","article-title":"A PVT-Robust and Low-Jitter Ring-VCO-Based Injection-Locked Clock Multiplier with a Continuous Frequency-Tracking Loop Using a Replica-Delay Cell and a Dual-Edge Phase Detector","volume":"51","author":"Choi","year":"2016","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_14","doi-asserted-by":"crossref","unstructured":"Coombs, D., Elkholy, A., Nandwana, R.K., Elmallah, A., and Hanumolu, P.K. (2017, January 5\u20139). 8.6 A 2.5-to-5.75 GHz 5 mW 0.3psrms-jitter cascaded ring-based digital injection-locked clock multiplier in 65nm CMOS. Proceedings of the 2017 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2017.7870306"},{"key":"ref_15","doi-asserted-by":"crossref","first-page":"50","DOI":"10.1109\/JSSC.2013.2284651","article-title":"A compact, low-power and low-jitter dual-loop injection locked PLL using all-digital PVT calibration","volume":"49","author":"Musa","year":"2014","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_16","doi-asserted-by":"crossref","unstructured":"Deng, W., Yang, D., Ueno, T., Siriburanon, T., Kondo, S., Okada, K., and Matsuzawa, A. (2014, January 9\u201313). A 0.0066 mm2 780 \u03bcW fully synthesizable PLL with a current-output DAC and an interpolative phase-coupled oscillator using edge-injection technique. Proceedings of the 2014 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2014.6757428"},{"key":"ref_17","unstructured":"Deng, W., Musa, A., Siriburanon, T., Miyahara, M., Okada, K., and Matsuzawa, A. (2013, January 17\u201321). A 0.022 mm2 970 \u03bcW injection-locked PLL with \u2212243 dB FOM using synthesizable all-digital PVT calibration circuits. Proceedings of the 2013 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA."},{"key":"ref_18","doi-asserted-by":"crossref","first-page":"68","DOI":"10.1109\/JSSC.2014.2348311","article-title":"A fully synthesizable all-digital PLL with interpolative phase coupled oscillator, current-output DAC, and fine-resolution digital varactor using gated edge injection technique","volume":"50","author":"Deng","year":"2015","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_19","doi-asserted-by":"crossref","first-page":"635","DOI":"10.1109\/TCSI.2014.2370191","article-title":"A low phase noise injection locked programmable reference clock multiplier with a two-phase PVT calibrator for \u03a3\u0394 PLLs","volume":"62","author":"Lee","year":"2015","journal-title":"IEEE Trans. Circuits Syst. I Reg. Pap."},{"key":"ref_20","doi-asserted-by":"crossref","first-page":"1539","DOI":"10.1109\/JSSC.2009.2016701","article-title":"Study of Sub-Harmonically Injection- Locked PLLs","volume":"44","author":"Lee","year":"2009","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_21","first-page":"327","article-title":"A Wide-Locking-Range Dual Injection-Locked Frequency Divider with an Automatic Frequency Calibration Loop in 65-nm CMOS","volume":"62","author":"Lee","year":"2015","journal-title":"IEEE Trans. Circuits Syst. II Exp. Briefs"},{"key":"ref_22","doi-asserted-by":"crossref","unstructured":"Kobayashi, Y., Amakawa, S., Ishihara, N., and Masu, K. (2009, January 14\u201318). A low-phase-noise injection-locked differential ring-VCO with half-integral subharmonic locking in 0.18 \u00b5m CMOS. Proceedings of the IEEE ESSCIRC, Athens, Greece.","DOI":"10.1109\/ESSCIRC.2009.5325965"},{"key":"ref_23","doi-asserted-by":"crossref","unstructured":"Park, P., Park, J., Park, H., and Cho, S. (2012, January 19\u201323). An all-digital clock generator using a fractionally injection-locked oscillator in 65 nm CMOS. Proceedings of the 2012 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2012.6177036"},{"key":"ref_24","doi-asserted-by":"crossref","first-page":"3160","DOI":"10.1109\/JSSC.2015.2478449","article-title":"Design and Analysis of Low-Power High-Frequency Robust Sub-Harmonic Injection-Locked Clock Multipliers","volume":"50","author":"Elkholy","year":"2015","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_25","doi-asserted-by":"crossref","unstructured":"Liang, C., and Hsiao, K. (2011, January 20\u201324). An Injection-Locked Ring PLL with Self-Aligned Injection Window. Proceedings of the 2011 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2011.5746232"}],"container-title":["Sensors"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/1424-8220\/18\/6\/1777\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T15:06:52Z","timestamp":1760195212000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/1424-8220\/18\/6\/1777"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6,1]]},"references-count":25,"journal-issue":{"issue":"6","published-online":{"date-parts":[[2018,6]]}},"alternative-id":["s18061777"],"URL":"https:\/\/doi.org\/10.3390\/s18061777","relation":{"has-preprint":[{"id-type":"doi","id":"10.20944\/preprints201804.0053.v1","asserted-by":"object"}]},"ISSN":["1424-8220"],"issn-type":[{"value":"1424-8220","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,6,1]]}}}