{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,2]],"date-time":"2026-04-02T16:09:53Z","timestamp":1775146193705,"version":"3.50.1"},"reference-count":46,"publisher":"MDPI AG","issue":"6","license":[{"start":{"date-parts":[[2018,6,8]],"date-time":"2018-06-08T00:00:00Z","timestamp":1528416000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Sensors"],"abstract":"<jats:p>Cyber-Physical Systems are experiencing a paradigm shift in which processing has been relocated to the distributed sensing layer and is no longer performed in a centralized manner. This approach, usually referred to as Edge Computing, demands the use of hardware platforms that are able to manage the steadily increasing requirements in computing performance, while keeping energy efficiency and the adaptability imposed by the interaction with the physical world. In this context, SRAM-based FPGAs and their inherent run-time reconfigurability, when coupled with smart power management strategies, are a suitable solution. However, they usually fail in user accessibility and ease of development. In this paper, an integrated framework to develop FPGA-based high-performance embedded systems for Edge Computing in Cyber-Physical Systems is presented. This framework provides a hardware-based processing architecture, an automated toolchain, and a runtime to transparently generate and manage reconfigurable systems from high-level system descriptions without additional user intervention. Moreover, it provides users with support for dynamically adapting the available computing resources to switch the working point of the architecture in a solution space defined by computing performance, energy consumption and fault tolerance. Results show that it is indeed possible to explore this solution space at run time and prove that the proposed framework is a competitive alternative to software-based edge computing platforms, being able to provide not only faster solutions, but also higher energy efficiency for computing-intensive algorithms with significant levels of data-level parallelism.<\/jats:p>","DOI":"10.3390\/s18061877","type":"journal-article","created":{"date-parts":[[2018,6,8]],"date-time":"2018-06-08T11:19:31Z","timestamp":1528456771000},"page":"1877","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":77,"title":["FPGA-Based High-Performance Embedded Systems for Adaptive Edge Computing in Cyber-Physical Systems: The ARTICo3 Framework"],"prefix":"10.3390","volume":"18","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6326-743X","authenticated-orcid":false,"given":"Alfonso","family":"Rodr\u00edguez","sequence":"first","affiliation":[{"name":"Centro de Electr\u00f3nica Industrial, Universidad Polit\u00e9cnica de Madrid, Jos\u00e9 Guti\u00e9rrez Abascal 2, 28006 Madrid, Spain"}]},{"given":"Juan","family":"Valverde","sequence":"additional","affiliation":[{"name":"United Technologies Research Centre (UTRC), Penrose Wharf, Cork T23 XN53, Ireland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4896-6229","authenticated-orcid":false,"given":"Jorge","family":"Portilla","sequence":"additional","affiliation":[{"name":"Centro de Electr\u00f3nica Industrial, Universidad Polit\u00e9cnica de Madrid, Jos\u00e9 Guti\u00e9rrez Abascal 2, 28006 Madrid, Spain"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4995-7009","authenticated-orcid":false,"given":"Andr\u00e9s","family":"Otero","sequence":"additional","affiliation":[{"name":"Centro de Electr\u00f3nica Industrial, Universidad Polit\u00e9cnica de Madrid, Jos\u00e9 Guti\u00e9rrez Abascal 2, 28006 Madrid, Spain"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0532-8681","authenticated-orcid":false,"given":"Teresa","family":"Riesgo","sequence":"additional","affiliation":[{"name":"Centro de Electr\u00f3nica Industrial, Universidad Polit\u00e9cnica de Madrid, Jos\u00e9 Guti\u00e9rrez Abascal 2, 28006 Madrid, Spain"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5697-0573","authenticated-orcid":false,"given":"Eduardo","family":"De la Torre","sequence":"additional","affiliation":[{"name":"Centro de Electr\u00f3nica Industrial, Universidad Polit\u00e9cnica de Madrid, Jos\u00e9 Guti\u00e9rrez Abascal 2, 28006 Madrid, Spain"}]}],"member":"1968","published-online":{"date-parts":[[2018,6,8]]},"reference":[{"key":"ref_1","doi-asserted-by":"crossref","first-page":"78","DOI":"10.1109\/MC.2016.145","article-title":"The Promise of Edge Computing","volume":"49","author":"Shi","year":"2016","journal-title":"Computer"},{"key":"ref_2","doi-asserted-by":"crossref","first-page":"30","DOI":"10.1109\/MC.2017.9","article-title":"The Emergence of Edge Computing","volume":"50","author":"Satyanarayanan","year":"2017","journal-title":"Computer"},{"key":"ref_3","doi-asserted-by":"crossref","first-page":"397","DOI":"10.1016\/j.pmcj.2011.03.003","article-title":"From wireless sensor networks towards cyber physical systems","volume":"7","author":"Wu","year":"2011","journal-title":"Pervasive Mob. Comput."},{"key":"ref_4","unstructured":"Polastre, J., Szewczyk, R., and Culler, D. (2005, January 24\u201327). Telos: Enabling ultra-low power wireless research. Proceedings of the Fourth International Symposium on Information Processing in Sensor Networks, IPSN 2005, Los Angeles, CA, USA."},{"key":"ref_5","unstructured":"Philipp, F. (2014). Runtime Hardware Reconfiguration in Wireless Sensor Networks for Condition Monitoring. [PhD Thesis, Technische Universit\u00e4t]."},{"key":"ref_6","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1186\/1687-3963-2013-5","article-title":"FPGA based wireless sensor node with customizable event-driven architecture","volume":"2013","author":"Liao","year":"2013","journal-title":"EURASIP J. Embed. Syst."},{"key":"ref_7","doi-asserted-by":"crossref","first-page":"2667","DOI":"10.3390\/s120302667","article-title":"Using SRAM Based FPGAs for Power-Aware High Performance Wireless Sensor Networks","volume":"12","author":"Valverde","year":"2012","journal-title":"Sensors"},{"key":"ref_8","unstructured":"Lee, E.A. (2006, January 16\u201317). Cyber-physical systems\u2014Are computing foundations adequate?. Proceedings of the Position Paper for NSF Workshop On Cyber-Physical Systems: Research Motivation, Techniques and Roadmap, Citeseer, Austin, TX, USA."},{"key":"ref_9","doi-asserted-by":"crossref","unstructured":"Bonomi, F., Milito, R., Zhu, J., and Addepalli, S. (2012, January 17). Fog Computing and Its Role in the Internet of Things. Proceedings of the First Edition of the MCC Workshop on Mobile Cloud Computing, Helsinki, Finland.","DOI":"10.1145\/2342509.2342513"},{"key":"ref_10","doi-asserted-by":"crossref","first-page":"112","DOI":"10.1109\/MC.2016.245","article-title":"Fog Computing: Helping the Internet of Things Realize Its Potential","volume":"49","author":"Dastjerdi","year":"2016","journal-title":"Computer"},{"key":"ref_11","unstructured":"Venuto, D.D., Annese, V.F., and Sangiovanni-Vincentelli, A.L. (2016, January 22\u201325). The ultimate IoT application: A cyber-physical system for ambient assisted living. Proceedings of the 2016 IEEE International Symposium on Circuits and Systems (ISCAS), Montreal, QC, Canada."},{"key":"ref_12","doi-asserted-by":"crossref","unstructured":"Nurvitadhi, E., Sheffield, D., Sim, J., Mishra, A., Venkatesh, G., and Marr, D. (2016, January 7\u20139). Accelerating Binarized Neural Networks: Comparison of FPGA, CPU, GPU, and ASIC. Proceedings of the 2016 International Conference on Field-Programmable Technology (FPT), Xi\u2019an, China.","DOI":"10.1109\/FPT.2016.7929192"},{"key":"ref_13","unstructured":"Hubara, I., Courbariaux, M., Soudry, D., El-Yaniv, R., and Bengio, Y. (2016, January 5\u201310). Binarized neural networks. Proceedings of the Advances in Neural Information Processing Systems, Barcelona, Spain."},{"key":"ref_14","doi-asserted-by":"crossref","unstructured":"Qi, H., Ayorinde, O., and Calhoun, B.H. (2017, January 16\u201319). An ultra-low-power FPGA for IoT applications. Proceedings of the 2017 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), San Francisco, CA, USA.","DOI":"10.1109\/S3S.2017.8308753"},{"key":"ref_15","doi-asserted-by":"crossref","first-page":"110","DOI":"10.1109\/TMSCS.2015.2494014","article-title":"A PUF-Enabled Secure Architecture for FPGA-Based IoT Applications","volume":"1","author":"Johnson","year":"2015","journal-title":"IEEE Trans. Multi-Scale Comput. Syst."},{"key":"ref_16","doi-asserted-by":"crossref","first-page":"6816","DOI":"10.1109\/JSEN.2017.2743460","article-title":"CUTE Mote, A Customizable and Trustable End-Device for the Internet of Things","volume":"17","author":"Gomes","year":"2017","journal-title":"IEEE Sens. J."},{"key":"ref_17","doi-asserted-by":"crossref","first-page":"332","DOI":"10.1109\/JPROC.2014.2386883","article-title":"Reconfigurable Computing Architectures","volume":"103","author":"Tessier","year":"2015","journal-title":"Proc. IEEE"},{"key":"ref_18","doi-asserted-by":"crossref","first-page":"39","DOI":"10.1145\/2693714.2693722","article-title":"Reconfigurable Multiprocessor Systems: Handling Hydras Heads\u2013A Survey","volume":"42","year":"2014","journal-title":"SIGARCH Comput. Archit. News"},{"key":"ref_19","doi-asserted-by":"crossref","unstructured":"Oetken, A., Wildermann, S., Teich, J., and Koch, D. (September, January 31). A Bus-Based SoC Architecture for Flexible Module Placement on Reconfigurable FPGAs. Proceedings of the 2010 International Conference on Field Programmable Logic and Applications, Milan, Italy.","DOI":"10.1109\/FPL.2010.54"},{"key":"ref_20","doi-asserted-by":"crossref","unstructured":"Zhang, H., Kochte, M.A., Imhof, M.E., Bauer, L., Wunderlich, H.J., and Henkel, J. (2014, January 1\u20135). GUARD: GUAranteed reliability in dynamically reconfigurable systems. Proceedings of the 2014 51st ACM\/EDAC\/IEEE Design Automation Conference (DAC), San Francisco, CA, USA.","DOI":"10.1145\/2593069.2593146"},{"key":"ref_21","doi-asserted-by":"crossref","unstructured":"Salvador, R., Otero, A., Mora, J., de la Torre, E., Riesgo, T., and Sekanina, L. (2012, January 29\u201331). Implementation techniques for evolvable HW systems: Virtual VS. dynamic reconfiguration. Proceedings of the 22nd International Conference on Field Programmable Logic and Applications (FPL), Oslo, Norway.","DOI":"10.1109\/FPL.2012.6339376"},{"key":"ref_22","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1155\/2013\/683615","article-title":"Ingredients of Adaptability: A Survey of Reconfigurable Processors","volume":"2013","author":"Chattopadhyay","year":"2013","journal-title":"VLSI Des."},{"key":"ref_23","doi-asserted-by":"crossref","unstructured":"Hubner, M., Figuli, P., Girardey, R., Soudris, D., Siozios, K., and Becker, J. (2011, January 16\u201320). A Heterogeneous Multicore System on Chip with Run-Time Reconfigurable Virtual FPGA Architecture. Proceedings of the 2011 IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum (IPDPSW), Anchorage, AK, USA.","DOI":"10.1109\/IPDPS.2011.135"},{"key":"ref_24","doi-asserted-by":"crossref","unstructured":"Brandon, A., and Wong, S. (2013, January 18\u201322). Support for Dynamic Issue Width in VLIW Processors Using Generic Binaries. Proceedings of the Conference on Design, Automation and Test in Europe, DATE 2013, Grenoble, France.","DOI":"10.7873\/DATE.2013.175"},{"key":"ref_25","doi-asserted-by":"crossref","unstructured":"Werner, S., Oey, O., G\u00f6hringer, D., H\u00fcbner, M., and Becker, J. (2012, January 12\u201316). Virtualized on-chip distributed computing for heterogeneous reconfigurable multi-core systems. Proceedings of the 2012 Design, Automation Test in Europe Conference Exhibition (DATE), Dresden, Germany.","DOI":"10.1109\/DATE.2012.6176478"},{"key":"ref_26","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1145\/2442116.2442120","article-title":"MORPHEUS: A Heterogeneous Dynamically Reconfigurable Platform for Designing Highly Complex Embedded Systems","volume":"12","author":"Voros","year":"2013","journal-title":"ACM Trans. Embed. Comput. Syst."},{"key":"ref_27","first-page":"51","article-title":"Reliable and Adaptive Network-on-chip Architectures for Cyber Physical Systems","volume":"12","author":"Meder","year":"2013","journal-title":"ACM Trans. Embed. Comput. Syst."},{"key":"ref_28","doi-asserted-by":"crossref","unstructured":"Pionteck, T., Albrecht, C., Koch, R., Maehle, E., Hubner, M., and Becker, J. (2007, January 26\u201330). Communication Architectures for Dynamically Reconfigurable FPGA Designs. Proceedings of the 2007 IEEE International Parallel and Distributed Processing Symposium, Long Beach, CA, USA.","DOI":"10.1109\/IPDPS.2007.370364"},{"key":"ref_29","doi-asserted-by":"crossref","unstructured":"Sepulveda, J., Gogniat, G., Pires, R., Chau, W.J., and Strum, M. (September, January 30). Hybrid-on-chip communication architecture for dynamic MP-SoC protection. Proceedings of the 2012 25th Symposium on Integrated Circuits and Systems Design (SBCCI), Brasilia, Brazil.","DOI":"10.1109\/SBCCI.2012.6344419"},{"key":"ref_30","doi-asserted-by":"crossref","unstructured":"Huebner, M., Ullmann, M., Braun, L., Klausmann, A., Becker, J.E.J., Platzner, M., and Vernalde, S. (September, January 30). Chapter Scalable Application-Dependent Network on Chip Adaptivity for Dynamical Reconfigurable Real-Time Systems. Proceedings of the 14th International Conference on Field Programmable Logic and Application, FPL 2004, Leuven, Belgium.","DOI":"10.1007\/978-3-540-30117-2_122"},{"key":"ref_31","doi-asserted-by":"crossref","unstructured":"G\u00f6hringer, D., Meder, L., Werner, S., Oey, O., Becker, J., and H\u00fcbner, M. (2012). Adaptive Multiclient Network-on-Chip Memory Core: Hardware Architecture, Software Abstraction Layer, and Application Exploration. Int. J. Reconfig. Comp., 2012.","DOI":"10.1155\/2012\/298561"},{"key":"ref_32","doi-asserted-by":"crossref","unstructured":"Dessouky, G., Klaiber, M.J., Bailey, D.G., and Simon, S. (2014, January 2\u20134). Adaptive Dynamic On-chip Memory Management for FPGA-based reconfigurable architectures. Proceedings of the 2014 24th International Conference on Field Programmable Logic and Applications (FPL), Munich, Germany.","DOI":"10.1109\/FPL.2014.6927471"},{"key":"ref_33","doi-asserted-by":"crossref","unstructured":"Jara-Berrocal, A., and Gordon-Ross, A. (2010, January 8\u201312). VAPRES: A Virtual Architecture for Partially Reconfigurable Embedded Systems. Proceedings of the 2010 Design, Automation Test in Europe Conference Exhibition (DATE 2010), Dresden, Germany.","DOI":"10.1109\/DATE.2010.5456934"},{"key":"ref_34","doi-asserted-by":"crossref","unstructured":"Koch, D., Beckhoff, C., and Teich, J. (2008, January 8\u201310). ReCoBus-Builder-A novel tool and technique to build statically and dynamically reconfigurable systems for FPGAS. Proceedings of the 2008 International Conference on Field Programmable Logic and Applications, Heidelberg, Germany.","DOI":"10.1109\/FPL.2008.4629918"},{"key":"ref_35","doi-asserted-by":"crossref","unstructured":"Beckhoff, C., Koch, D., and Torresen, J. (May, January 29). Go Ahead: A Partial Reconfiguration Framework. Proceedings of the 2012 IEEE 20th International Symposium on Field-Programmable Custom Computing Machines, Toronto, ON, Canada.","DOI":"10.1109\/FCCM.2012.17"},{"key":"ref_36","doi-asserted-by":"crossref","unstructured":"Beckhoff, C., Wold, A., Fritzell, A., Koch, D., and Torresen, J. (2013, January 2\u20134). Building partial systems with GoAhead. Proceedings of the 2013 23rd International Conference on Field programmable Logic and Applications, Porto, Portugal.","DOI":"10.1109\/FPL.2013.6645634"},{"key":"ref_37","doi-asserted-by":"crossref","unstructured":"Otero, A., de la Torre, E., and Riesgo, T. (2012, January 5\u20137). Dreams: A tool for the design of dynamically reconfigurable embedded and modular systems. Proceedings of the 2012 International Conference on Reconfigurable Computing and FPGAs, Cancun, Mexico.","DOI":"10.1109\/ReConFig.2012.6416740"},{"key":"ref_38","doi-asserted-by":"crossref","unstructured":"Stojanovic, S., Boji\u0107, D., Bojovi\u0107, M., Valero, M., and Milutinovi\u0107, V. (2012, January 19\u201321). An overview of selected hybrid and reconfigurable architectures. Proceedings of the 2012 IEEE International Conference on Industrial Technology (ICIT), Athens, Greece.","DOI":"10.1109\/ICIT.2012.6209978"},{"key":"ref_39","doi-asserted-by":"crossref","first-page":"60","DOI":"10.1109\/MM.2013.110","article-title":"ReconOS: An Operating System Approach for Reconfigurable Computing","volume":"34","author":"Agne","year":"2014","journal-title":"IEEE Micro"},{"key":"ref_40","doi-asserted-by":"crossref","unstructured":"Wang, Y., Yan, J., Zhou, X., Wang, L., Luk, W., Peng, C., and Tong, J. (2012, January 10\u201312). A partially reconfigurable architecture supporting hardware threads. Proceedings of the 2012 International Conference on Field-Programmable Technology (FPT), Seoul, Korea.","DOI":"10.1109\/FPT.2012.6412147"},{"key":"ref_41","doi-asserted-by":"crossref","unstructured":"G\u00f6hringer, D., H\u00fcbner, M., Zeutebouo, E.N., and Becker, J. (2010, January 19\u201323). CAP-OS: Operating system for runtime scheduling, task mapping and resource management on reconfigurable multiprocessor architectures. Proceedings of the 2010 IEEE International Symposium on Parallel Distributed Processing, Workshops and Phd Forum (IPDPSW), Atlanta, GA, USA.","DOI":"10.1109\/IPDPSW.2010.5470732"},{"key":"ref_42","doi-asserted-by":"crossref","unstructured":"Ismail, A., and Shannon, L. (2011, January 1\u20133). FUSE: Front-End User Framework for O\/S Abstraction of Hardware Accelerators. Proceedings of the 2011 IEEE 19th Annual International Symposium on Field-Programmable Custom Computing Machines, Salt Lake City, UT, USA.","DOI":"10.1109\/FCCM.2011.48"},{"key":"ref_43","doi-asserted-by":"crossref","first-page":"497","DOI":"10.1109\/TNS.2016.2636666","article-title":"A Hybrid Approach to FPGA Configuration Scrubbing","volume":"64","author":"Stoddard","year":"2017","journal-title":"IEEE Trans. Nuclear Sci."},{"key":"ref_44","doi-asserted-by":"crossref","unstructured":"Valverde, J., Rodriguez, A., Camarero, J., Otero, A., Portilla, J., de la Torre, E., and Riesgo, T. (2014, January 2\u20134). A dynamically adaptable bus architecture for trading-off among performance, consumption and dependability in Cyber-Physical Systems. Proceedings of the 2014 24th International Conference on Field Programmable Logic and Applications (FPL), Munich, Germany.","DOI":"10.1109\/FPL.2014.6927394"},{"key":"ref_45","doi-asserted-by":"crossref","unstructured":"Rodriguez, A., Valverde, J., and de la Torre, E. (2015, January 7\u20139). Design of OpenCL-compatible multithreaded hardware accelerators with dynamic support for embedded FPGAs. Proceedings of the 2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig), Mayan Riviera, Mexico.","DOI":"10.1109\/ReConFig.2015.7393297"},{"key":"ref_46","doi-asserted-by":"crossref","unstructured":"Rodriguez, A., Valverde, J., Casta\u00f1ares, C., Portilla, J., de la Torre, E., and Riesgo, T. (July, January 29). Execution modeling in self-aware FPGA-based architectures for efficient resource management. Proceedings of the 2015 10th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), Bremen, Germany.","DOI":"10.1109\/ReCoSoC.2015.7238086"}],"container-title":["Sensors"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/1424-8220\/18\/6\/1877\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T15:07:51Z","timestamp":1760195271000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/1424-8220\/18\/6\/1877"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6,8]]},"references-count":46,"journal-issue":{"issue":"6","published-online":{"date-parts":[[2018,6]]}},"alternative-id":["s18061877"],"URL":"https:\/\/doi.org\/10.3390\/s18061877","relation":{},"ISSN":["1424-8220"],"issn-type":[{"value":"1424-8220","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,6,8]]}}}