{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T16:55:42Z","timestamp":1774716942878,"version":"3.50.1"},"reference-count":37,"publisher":"MDPI AG","issue":"7","license":[{"start":{"date-parts":[[2018,7,18]],"date-time":"2018-07-18T00:00:00Z","timestamp":1531872000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"European Comission","award":["HARPA FP7-612069"],"award-info":[{"award-number":["HARPA FP7-612069"]}]},{"name":"Ministry of Education, Youth and Sports of the National Programme for Sustainability II (NPU II) under the project ``IT4Innovations excellence in science -- LQ1602","award":["LQ1602"],"award-info":[{"award-number":["LQ1602"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Sensors"],"abstract":"<jats:p>The rapid evolution of Cloud-based services and the growing interest in deep learning (DL)-based applications is putting increasing pressure on hyperscalers and general purpose hardware designers to provide more efficient and scalable systems. Cloud-based infrastructures must consist of more energy efficient components. The evolution must take place from the core of the infrastructure (i.e., data centers (DCs)) to the edges (Edge computing) to adequately support new\/future applications. Adaptability\/elasticity is one of the features required to increase the performance-to-power ratios. Hardware-based mechanisms have been proposed to support system reconfiguration mostly at the processing elements level, while fewer studies have been carried out regarding scalable, modular interconnected sub-systems. In this paper, we propose a scalable Software Defined Network-on-Chip (SDNoC)-based architecture. Our solution can easily be adapted to support devices ranging from low-power computing nodes placed at the edge of the Cloud to high-performance many-core processors in the Cloud DCs, by leveraging on a modular design approach. The proposed design merges the benefits of hierarchical network-on-chip (NoC) topologies (via fusing the ring and the 2D-mesh topology), with those brought by dynamic reconfiguration (i.e., adaptation). Our proposed interconnect allows for creating different types of virtualised topologies aiming at serving different communication requirements and thus providing better resource partitioning (virtual tiles) for concurrent tasks. To further allow the software layer controlling and monitoring of the NoC subsystem, a few customised instructions supporting a data-driven program execution model (PXM) are added to the processing element\u2019s instruction set architecture (ISA). In general, the data-driven programming and execution models are suitable for supporting the DL applications. We also introduce a mechanism to map a high-level programming language embedding concurrent execution models into the basic functionalities offered by our SDNoC for easing the programming of the proposed system. In the reported experiments, we compared our lightweight reconfigurable architecture to a conventional flattened 2D-mesh interconnection subsystem. Results show that our design provides an increment of the data traffic throughput of 9.5% and a reduction of 2.2\u00d7 of the average packet latency, compared to the flattened 2D-mesh topology connecting the same number of processing elements (PEs) (up to 1024 cores). Similarly, power and resource (on FPGA devices) consumption is also low, confirming good scalability of the proposed architecture.<\/jats:p>","DOI":"10.3390\/s18072330","type":"journal-article","created":{"date-parts":[[2018,7,19]],"date-time":"2018-07-19T03:50:43Z","timestamp":1531972243000},"page":"2330","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":17,"title":["Towards a Scalable Software Defined Network-on-Chip for Next Generation Cloud"],"prefix":"10.3390","volume":"18","author":[{"given":"Alberto","family":"Scionti","sequence":"first","affiliation":[{"name":"Istituto Superiore Mario Boella (ISMB), 10138 Torino, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1751-2569","authenticated-orcid":false,"given":"Somnath","family":"Mazumdar","sequence":"additional","affiliation":[{"name":"Simula Research Laboratory, 1325 Lysaker, Norway"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1319-6404","authenticated-orcid":false,"given":"Antoni","family":"Portero","sequence":"additional","affiliation":[{"name":"IT4Innovations, VSB-University of Ostrava, 70833 Ostrava\u2013Poruba, Czech Republic"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"1968","published-online":{"date-parts":[[2018,7,18]]},"reference":[{"key":"ref_1","doi-asserted-by":"crossref","first-page":"436","DOI":"10.1038\/nature14539","article-title":"Deep learning","volume":"521","author":"LeCun","year":"2015","journal-title":"Nature"},{"key":"ref_2","doi-asserted-by":"crossref","first-page":"891","DOI":"10.1109\/JSSC.2016.2638459","article-title":"KiloCore: A 32-nm 1000-Processor Computational Array","volume":"52","author":"Bohnenstiehl","year":"2017","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_3","doi-asserted-by":"crossref","unstructured":"Esmaeilzadeh, H., Blem, E., Amant, R.S., Sankaralingam, K., and Burger, D. (2011, January 4\u20138). Dark silicon and the end of multicore scaling. Proceedings of the 2011 38th Annual International Symposium on Computer Architecture (ISCA), San Jose, CA, USA.","DOI":"10.1145\/2000064.2000108"},{"key":"ref_4","doi-asserted-by":"crossref","unstructured":"Carter, N.P., Agrawal, A., Borkar, S., Cledat, R., David, H., Dunning, D., Fryman, J., Ganev, I., Golliver, R.A., and Knauerhase, R. (2013, January 23\u201327). Runnemede: An architecture for ubiquitous high-performance computing. Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA2013), Shenzhen, China.","DOI":"10.1109\/HPCA.2013.6522319"},{"key":"ref_5","doi-asserted-by":"crossref","first-page":"54","DOI":"10.1109\/LCA.2015.2424699","article-title":"The Case for VLIW-CMP as a Building Block for Exascale","volume":"15","author":"Jacob","year":"2016","journal-title":"IEEE Comput. Archit. Lett."},{"key":"ref_6","doi-asserted-by":"crossref","first-page":"107","DOI":"10.1145\/1327452.1327492","article-title":"MapReduce: Simplified data processing on large clusters","volume":"51","author":"Dean","year":"2008","journal-title":"Commun. ACM"},{"key":"ref_7","doi-asserted-by":"crossref","unstructured":"Suettlerlein, J., Zuckerman, S., and Gao, G.R. (2013). An implementation of the codelet model. European Conference on Parallel Processing, Springer.","DOI":"10.1007\/978-3-642-40047-6_63"},{"key":"ref_8","doi-asserted-by":"crossref","unstructured":"Ndiaye, M., Hancke, G.P., and Abu-Mahfouz, A.M. (2017). Software defined networking for improved wireless sensor network management: A survey. Sensors, 17.","DOI":"10.3390\/s17051031"},{"key":"ref_9","doi-asserted-by":"crossref","unstructured":"Puente Fern\u00e1ndez, J.A., Garc\u00eda Villalba, L.J., and Kim, T.H. (2018). Software Defined Networks in Wireless Sensor Architectures. Entropy, 20.","DOI":"10.3390\/e20040225"},{"key":"ref_10","doi-asserted-by":"crossref","first-page":"1196","DOI":"10.1109\/ACCESS.2014.2357435","article-title":"Integration of SDR and SDN for 5G","volume":"2","author":"Cho","year":"2014","journal-title":"IEEE Access"},{"key":"ref_11","doi-asserted-by":"crossref","unstructured":"Fern\u00e1ndez, A.F.F., Cervell\u00f3-Pastor, C., and Ochoa-Aday, L. (2017). Energy Efficiency and Network Performance: A Reality Check in SDN-Based 5G Systems. Energies, 10.","DOI":"10.3390\/en10122132"},{"key":"ref_12","doi-asserted-by":"crossref","unstructured":"Ateya, A.A., Muthanna, A., Gudkova, I., Abuarqoub, A., Vybornova, A., and Koucheryavy, A. (2018). Development of Intelligent Core Network for Tactile Internet and Future Smart Systems. J. Sens. Actuator Netw., 7.","DOI":"10.3390\/jsan7010001"},{"key":"ref_13","doi-asserted-by":"crossref","unstructured":"Ghafoor, H., and Koo, I. (2017). Cognitive Routing in Software-Defined Underwater Acoustic Networks. Appl. Sci., 7.","DOI":"10.3390\/app7121312"},{"key":"ref_14","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1109\/JPROC.2014.2371999","article-title":"Software-defined networking: A comprehensive survey","volume":"103","author":"Kreutz","year":"2015","journal-title":"Proc. IEEE"},{"key":"ref_15","doi-asserted-by":"crossref","first-page":"1617","DOI":"10.1109\/SURV.2014.012214.00180","article-title":"A survey of software-defined networking: Past, present, and future of programmable networks","volume":"16","author":"Nunes","year":"2014","journal-title":"IEEE Commun. Surv. Tutor."},{"key":"ref_16","doi-asserted-by":"crossref","unstructured":"Scionti, A., Mazumdar, S., and Portero, A. (2016, January 18\u201322). Software defined Network-on-Chip for scalable CMPs. Proceedings of the 2016 International Conference on High Performance Computing & Simulation (HPCS), Innsbruck, Austria.","DOI":"10.1109\/HPCSim.2016.7568323"},{"key":"ref_17","doi-asserted-by":"crossref","unstructured":"Sandoval-Arechiga, R., Parra-Michel, R., Vazquez-Avila, J., Flores-Troncoso, J., and Ibarra-Delgado, S. (2016, January 17\u201318). Software Defined Networks-on-Chip for multi\/many-core systems: A performance evaluation. Proceedings of the 2016 Symposium on Architectures for Networking and Communications Systems, Santa Clara, CA, USA.","DOI":"10.1145\/2881025.2889474"},{"key":"ref_18","doi-asserted-by":"crossref","first-page":"36","DOI":"10.1109\/MCOM.2013.6553676","article-title":"Are we ready for SDN? Implementation challenges for software-defined networks","volume":"51","author":"Sezer","year":"2013","journal-title":"IEEE Commun. Mag."},{"key":"ref_19","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1109\/MM.2007.4378780","article-title":"On-chip interconnection architecture of the tile processor","volume":"27","author":"Wentzlaff","year":"2007","journal-title":"IEEE Micro"},{"key":"ref_20","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1016\/j.vlsi.2004.03.006","article-title":"Cost considerations in network on chip","volume":"38","author":"Bolotin","year":"2004","journal-title":"Integr. VLSI J."},{"key":"ref_21","doi-asserted-by":"crossref","unstructured":"Das, R., Eachempati, S., Mishra, A.K., Narayanan, V., and Das, C.R. (2009, January 14\u201318). Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs. Proceedings of the IEEE 15th International Symposium on High Performance Computer Architecture (HPCA), Raleigh, NC, USA.","DOI":"10.1109\/HPCA.2009.4798252"},{"key":"ref_22","doi-asserted-by":"crossref","first-page":"87","DOI":"10.1145\/2656877.2656890","article-title":"P4: Programming protocol-independent packet processors","volume":"44","author":"Bosshart","year":"2014","journal-title":"ACM SIGCOMM Comput. Commun. Rev."},{"key":"ref_23","doi-asserted-by":"crossref","unstructured":"Kim, J., and Kim, H. (2009, January 12\u201316). Router microarchitecture and scalability of ring topology in on-chip networks. Proceedings of the 2nd International Workshop on Network on Chip Architectures, New York, NY, USA.","DOI":"10.1145\/1645213.1645217"},{"key":"ref_24","doi-asserted-by":"crossref","unstructured":"Parikh, R., Das, R., and Bertacco, V. (2014, January 1\u20135). Power-aware nocs through routing and topology reconfiguration. Proceedings of the 2014 51st Annual Design Automation Conference (DAC), San Francisco, CA, USA.","DOI":"10.1109\/DAC.2014.6881489"},{"key":"ref_25","doi-asserted-by":"crossref","unstructured":"Abeyratne, N., Das, R., Li, Q., Sewell, K., Giridhar, B., Dreslinski, R.G., Blaauw, D., and Mudge, T. (2013, January 23\u201327). Scaling towards kilo-core processors with asymmetric high-radix topologies. Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA2013), Shenzhen, China.","DOI":"10.1109\/HPCA.2013.6522344"},{"key":"ref_26","doi-asserted-by":"crossref","first-page":"138","DOI":"10.1016\/j.micpro.2017.03.005","article-title":"SDNoC: Software defined network on a chip","volume":"50","author":"Berestizshevsky","year":"2017","journal-title":"Microprocess. Microsyst."},{"key":"ref_27","doi-asserted-by":"crossref","unstructured":"Song, H. (2013, January 16). Protocol-oblivious forwarding: Unleash the power of SDN through a future-proof forwarding plane. Proceedings of the Second ACM SIGCOMM Workshop on Hot Topics in Software Defined Networking, Hong Kong, China.","DOI":"10.1145\/2491185.2491190"},{"key":"ref_28","unstructured":"Bianchi, G., Bonola, M., Pontarelli, S., Sanvito, D., Capone, A., and Cascone, C. (arXiv, 2016). Open Packet Processor: A programmable architecture for wire speed platform-independent stateful in-network processing, arXiv."},{"key":"ref_29","doi-asserted-by":"crossref","unstructured":"Mazumdar, S., Scionti, A., Portero, A., Martinovi\u010d, J., and Terzo, O. (2017). A Scalable and Low-Power FPGA-Aware Network-on-Chip Architecture. Conference on Complex, Intelligent, and Software Intensive Systems, Springer.","DOI":"10.1007\/978-3-319-61566-0_37"},{"key":"ref_30","doi-asserted-by":"crossref","unstructured":"Scionti, A., and Mazumdar, S. (2017, January 15\u201317). Let\u2019s Go: A Data-Driven Multi-Threading Support. Proceedings of the Computing Frontiers Conference, Siena, Italy.","DOI":"10.1145\/3075564.3075596"},{"key":"ref_31","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/LCA.2017.2697863","article-title":"Enabling Massive Multi-Threading with Fast Hashing","volume":"17","author":"Scionti","year":"2018","journal-title":"IEEE Comput. Archit. Lett."},{"key":"ref_32","doi-asserted-by":"crossref","unstructured":"Ma, S., Jerger, N.E., and Wang, Z. (2012, January 25\u201329). Whole packet forwarding: Efficient design of fully adaptive routing algorithms for networks-on-chip. Proceedings of the 2012 IEEE 18th International Symposium on High Performance Computer Architecture (HPCA), New Orleans, LA, USA.","DOI":"10.1109\/HPCA.2012.6169049"},{"key":"ref_33","doi-asserted-by":"crossref","unstructured":"Lee, J., Nicopoulos, C., Park, S.J., Swaminathan, M., and Kim, J. (2013, January 5\u20137). Do we need wide flits in networks-on-chip?. Proceedings of the 2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), Natal, Brazil.","DOI":"10.1109\/ISVLSI.2013.6654614"},{"key":"ref_34","doi-asserted-by":"crossref","unstructured":"Mandal, A., Khatri, S.P., and Mahapatra, R.N. (2013, January 18\u201322). Exploring topologies for source-synchronous ring-based network-on-chip. Proceedings of the Conference on Design, Automation and Test in Europe, Grenoble, France.","DOI":"10.7873\/DATE.2013.214"},{"key":"ref_35","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1109\/MM.2007.4378783","article-title":"A 5-GHz mesh interconnect for a teraflops processor","volume":"27","author":"Hoskote","year":"2007","journal-title":"IEEE Micro"},{"key":"ref_36","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1109\/JSSC.2007.910957","article-title":"An 80-tile sub-100-w teraflops processor in 65-nm cmos","volume":"43","author":"Vangal","year":"2008","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_37","unstructured":"Balfour, J., and Dally, W.J. (July, January 28). Design tradeoffs for tiled CMP on-chip networks. Proceedings of the 20th Annual International Conference on Supercomputing, Cairns, Australia."}],"container-title":["Sensors"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/1424-8220\/18\/7\/2330\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T15:12:48Z","timestamp":1760195568000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/1424-8220\/18\/7\/2330"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7,18]]},"references-count":37,"journal-issue":{"issue":"7","published-online":{"date-parts":[[2018,7]]}},"alternative-id":["s18072330"],"URL":"https:\/\/doi.org\/10.3390\/s18072330","relation":{},"ISSN":["1424-8220"],"issn-type":[{"value":"1424-8220","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,7,18]]}}}