{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,27]],"date-time":"2026-05-27T13:02:29Z","timestamp":1779886949380,"version":"3.53.1"},"reference-count":33,"publisher":"MDPI AG","issue":"8","license":[{"start":{"date-parts":[[2020,4,11]],"date-time":"2020-04-11T00:00:00Z","timestamp":1586563200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["51627807"],"award-info":[{"award-number":["51627807"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"National Natural Science Foundation-Guangdong Joint Funds of China","award":["U1501256"],"award-info":[{"award-number":["U1501256"]}]},{"name":"Hubei International Cooperation Project","award":["2018AHB001"],"award-info":[{"award-number":["2018AHB001"]}]},{"name":"Shenzhen Science and Technology Program","award":["KQTD2017033015530192"],"award-info":[{"award-number":["KQTD2017033015530192"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Sensors"],"abstract":"<jats:p>This paper presented a non-uniform multiphase (NUMP) time-to-digital converter (TDC) implemented in a field-programmable gate array (FPGA) with real-time automatic temperature compensation. NUMP-TDC is a novel, low-cost, high-performance TDC that has achieved an excellent performance in Altera Cyclone V FPGA. The root mean square (RMS) for the intrinsic timing resolution was 2.3 ps. However, the propagation delays in the delay chain of some FPGAs (for example, the Altera Cyclone 10 LP) vary significantly as the temperature changes. Thus, the timing performances of NUMP-TDCs implemented in those FPGAs are significantly impacted by temperature fluctuations. In this study, a simple method was developed to monitor variations in propagation delays using two registers deployed at both ends of the delay chain and compensate for changes in propagation delay using a look-up table (LUT). When the variations exceeded a certain threshold, the LUT for the delay correction was updated, and a bin-by-bin correction was launched. Using this correction approach, a resolution of 8.8 ps RMS over a wide temperature range (5 \u00b0C to 80 \u00b0C) had been achieved in a NUMP-TDC implemented in a Cyclone 10 LP FPGA.<\/jats:p>","DOI":"10.3390\/s20082172","type":"journal-article","created":{"date-parts":[[2020,4,13]],"date-time":"2020-04-13T10:41:52Z","timestamp":1586774512000},"page":"2172","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":16,"title":["An 8.8 ps RMS Resolution Time-To-Digital Converter Implemented in a 60 nm FPGA with Real-Time Temperature Correction"],"prefix":"10.3390","volume":"20","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7623-1444","authenticated-orcid":false,"given":"Zhipeng","family":"Song","sequence":"first","affiliation":[{"name":"State Key Laboratory of Digital Manufacturing Equipment and Technology, School of Mechanical Science and Engineering, Huazhong University of Science and Technology, Wuhan 430074, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhixiang","family":"Zhao","sequence":"additional","affiliation":[{"name":"School of Biomedical Engineering, Shanghai Jiao Tong University, Shanghai 200000, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hongsen","family":"Yu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Digital Manufacturing Equipment and Technology, School of Mechanical Science and Engineering, Huazhong University of Science and Technology, Wuhan 430074, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jingwu","family":"Yang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Digital Manufacturing Equipment and Technology, School of Mechanical Science and Engineering, Huazhong University of Science and Technology, Wuhan 430074, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xi","family":"Zhang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Digital Manufacturing Equipment and Technology, School of Mechanical Science and Engineering, Huazhong University of Science and Technology, Wuhan 430074, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tengjie","family":"Sui","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Digital Manufacturing Equipment and Technology, School of Mechanical Science and Engineering, Huazhong University of Science and Technology, Wuhan 430074, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jianfeng","family":"Xu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Digital Manufacturing Equipment and Technology, School of Mechanical Science and Engineering, Huazhong University of Science and Technology, Wuhan 430074, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1238-6775","authenticated-orcid":false,"given":"Siwei","family":"Xie","sequence":"additional","affiliation":[{"name":"Pitech Company, Shenzhen 518000, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qiu","family":"Huang","sequence":"additional","affiliation":[{"name":"School of Biomedical Engineering, Shanghai Jiao Tong University, Shanghai 200000, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qiyu","family":"Peng","sequence":"additional","affiliation":[{"name":"Department of Molecular Biophysics and Integrated Bioimaging, Lawrence Berkeley National Laboratory, Berkeley, CA 94720, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"1968","published-online":{"date-parts":[[2020,4,11]]},"reference":[{"key":"ref_1","doi-asserted-by":"crossref","first-page":"538","DOI":"10.1109\/TRPMS.2018.2874358","article-title":"Toward a Full-Flexible and Fast-Prototyping TOF-PET Block Detector Based on TDC-on-FPGA","volume":"5","author":"Venialgo","year":"2019","journal-title":"IEEE Trans. Radiat. Plasma Med. Sci."},{"key":"ref_2","doi-asserted-by":"crossref","first-page":"1401","DOI":"10.1109\/TBCAS.2018.2865581","article-title":"Highly Integrated FPGA-Only Signal Digitization Method Using Single-Ended Memory Interface Input Receivers for Time-of-Flight PET Detectors","volume":"6","author":"Won","year":"2018","journal-title":"IEEE Trans. Biomed. Circuits Syst."},{"key":"ref_3","doi-asserted-by":"crossref","first-page":"549","DOI":"10.1109\/TRPMS.2018.2882709","article-title":"Auto-Calibrating TDC for an SoC-FPGA Data Acquisition System","volume":"5","author":"Carra","year":"2019","journal-title":"IEEE Trans. Radiat. Plasma Med. Sci."},{"key":"ref_4","doi-asserted-by":"crossref","first-page":"2206","DOI":"10.3390\/app9112206","article-title":"An Optical Interference Suppression Scheme for TCSPC Flash LiDAR Imagers","volume":"11","author":"Carrara","year":"2019","journal-title":"Appl. Sci."},{"key":"ref_5","doi-asserted-by":"crossref","first-page":"3026","DOI":"10.1109\/JSSC.2018.2868315","article-title":"A 20-ch TDC\/ADC Hybrid Architecture LiDAR SoC for 240 x96 Pixel 200-m Range Imaging with Smart Accumulation Technique and Residue Quantizing SAR ADC","volume":"11","author":"Yoshioka","year":"2018","journal-title":"IEEE J. Solid-St. Circ."},{"key":"ref_6","doi-asserted-by":"crossref","first-page":"1156","DOI":"10.3390\/s18041156","article-title":"Influence of Waveform Characteristics on LiDAR Ranging Accuracy and Precision","volume":"18","author":"Li","year":"2018","journal-title":"Sensors"},{"key":"ref_7","doi-asserted-by":"crossref","first-page":"1363","DOI":"10.1109\/TNS.2017.2654491","article-title":"Portable Calibration Node for LHAASO-KM2A Detector Array","volume":"6","author":"Li","year":"2017","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_8","doi-asserted-by":"crossref","first-page":"488","DOI":"10.1016\/j.nima.2013.05.135","article-title":"A packet-based precise timing and synchronous DAQ network for the LHAASO project","volume":"732","author":"Du","year":"2013","journal-title":"Nucl. Instrum. Methods Phys. Res. A"},{"key":"ref_9","doi-asserted-by":"crossref","unstructured":"Liang, Y., Zhao, L., Guo, Y., Qin, J., Yang, Y., Cheng, B., Liu, S., and An, Q. (2018). A multichannel front end ASIC for PMT readout in LHAASO WCDA. J. Instrum., 13.","DOI":"10.1088\/1748-0221\/13\/01\/P01023"},{"key":"ref_10","doi-asserted-by":"crossref","unstructured":"Bifulco, P., Izzo, V., Mastroianni, S., Aloisio, A., Giordano, R., Ameli, F., Bocci, V., Cadeddu, S., Casu, L., and Lai, A. (2016, January 13\u201315). A fully-digital and fully synthetizable TDC for high energy physics experiments. Proceedings of the 2nd International Conference on Event-Based Control, Communication, and Signal Processing (EBCCSP), Krakow, Poland.","DOI":"10.1109\/EBCCSP.2016.7605283"},{"key":"ref_11","doi-asserted-by":"crossref","first-page":"865","DOI":"10.3390\/s17040865","article-title":"A 7.4 ps FPGA-Based TDC with a 1024-Unit Measurement Matrix","volume":"17","author":"Zhang","year":"2017","journal-title":"Sensors"},{"key":"ref_12","doi-asserted-by":"crossref","unstructured":"Szyduczy\u0144ski, J., Ko\u015bcielnik, D., and Mi\u015bkowicz, M. (2019). A Successive Approximation Time-to-Digital Converter with Single Set of Delay Lines for Time Interval Measurements. Sensors, 19.","DOI":"10.3390\/s19051109"},{"key":"ref_13","doi-asserted-by":"crossref","first-page":"879","DOI":"10.1109\/19.863942","article-title":"Interpolating time counter with 100 ps resolution on a single FPGA device","volume":"4","author":"Szplet","year":"2000","journal-title":"IEEE Trans. Instrum. Meas."},{"key":"ref_14","unstructured":"ANALOG DEVICES Inc (2019). 5A, Low Noise, Programmable Output, 85mV Dropout Linear Regulator, ANALOG DEVICES, Inc."},{"key":"ref_15","doi-asserted-by":"crossref","unstructured":"Wu, J., and Shi, Z. (2008, January 5\u20139). The 10ps wave union TDC: Improving FPGA TDC resolution beyond its cell delay. Proceedings of the IEEE International Symposium Circuits and Systems, Como, Italy.","DOI":"10.1109\/NSSMIC.2008.4775079"},{"key":"ref_16","doi-asserted-by":"crossref","first-page":"2951","DOI":"10.1109\/TNS.2017.2768082","article-title":"A 1.15ps Bin Size and 3.5ps Single-Shot Precision Time-to-Digital Converter with On-Board Offset Correction in an FPGA","volume":"12","author":"Qin","year":"2017","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_17","doi-asserted-by":"crossref","first-page":"3550","DOI":"10.1109\/TNS.2013.2280919","article-title":"Development of a High Resolution TDC for Implementation in Flash-Based and Anti-Fuse FPGAs for Aerospace Application","volume":"5","author":"Qin","year":"2013","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_18","doi-asserted-by":"crossref","first-page":"1468","DOI":"10.1109\/TNS.2014.2320325","article-title":"A 20ps Time-to-Digital Converter (TDC) Implemented in Field-Programmable Gate Array (FPGA) with Automatic Temperature Correction","volume":"3","author":"Pan","year":"2014","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_19","doi-asserted-by":"crossref","unstructured":"Chen, Y. (2018). Time Resolution Improvement Using Dual Delay Lines for Field-Programmable-Gate- Array-Based Time-to-Digital Converters with Real-Time Calibration. Appl. Sci., 9.","DOI":"10.3390\/app9010020"},{"key":"ref_20","first-page":"10","article-title":"A Novel FPGA Implementation of a Time-to-Digital Converter Supporting Run-Time Estimation and Compensation","volume":"12","author":"Van","year":"2019","journal-title":"ACM Trans. Reconfig. Technol. Syst."},{"key":"ref_21","unstructured":"Miskowicz, M. (2016). Event-Based Control and Signal Processing, CRC Press."},{"key":"ref_22","doi-asserted-by":"crossref","first-page":"49","DOI":"10.3390\/s6010049","article-title":"Send-On-Delta Concept: An Event-Based Data Reporting Strategy","volume":"6","author":"Miskowicz","year":"2006","journal-title":"Sensors"},{"key":"ref_23","doi-asserted-by":"crossref","unstructured":"P\u00e9rez-Torres, R., Torres-Huitzil, C., and Galeana-Zapi\u00e9n, H. (2019). A Cognitive-Inspired Event-Based Control for Power-Aware Human Mobility Analysis in IoT Devices. Sensors, 19.","DOI":"10.3390\/s19040832"},{"key":"ref_24","doi-asserted-by":"crossref","unstructured":"Barrios-Avil\u00e9s, J., Rosado-Mu\u00f1oz, A., Medus, L.D., Bataller-Mompe\u00e1n, M., and Guerrero-Mart\u00ednez, J.F. (2018). Less Data Same Information for Event-Based Sensors: A Bioinspired Filtering and Data Reduction Algorithm. Sensors, 18.","DOI":"10.3390\/s18124122"},{"key":"ref_25","doi-asserted-by":"crossref","unstructured":"Leon-Garcia, F., Palomares, J.M., and Olivares, J. (2018). D2R-TED: Data\u2014Domain Reduction Model for Threshold-Based Event Detection in Sensor Networks. Sensors, 18.","DOI":"10.3390\/s18113806"},{"key":"ref_26","doi-asserted-by":"crossref","unstructured":"Gao, Y., Li, Y., Peng, L., and Liu, J. (2018). Design of Event-Triggered Fault-Tolerant Control for Stochastic Systems with Time-Delays. Sensors, 18.","DOI":"10.3390\/s18061929"},{"key":"ref_27","doi-asserted-by":"crossref","unstructured":"Shen, Y., Kong, Z., and Ding, L. (2019). Flocking of Multi-Agent System with Nonlinear Dynamics via Distributed Event-Triggered Control. Appl. Sci., 9.","DOI":"10.3390\/app9071336"},{"key":"ref_28","doi-asserted-by":"crossref","first-page":"3647","DOI":"10.1109\/TIM.2018.2880940","article-title":"A 2.3ps RMS Resolution Time-to-Digital Converter Implemented in a Low-Cost Cyclone V FPGA","volume":"10","author":"Sui","year":"2019","journal-title":"IEEE Trans. Instrum. Meas."},{"key":"ref_29","unstructured":"Intel Inc (2020). Cyclone 10 LP Device Handbook: Logic Array Blocks, Intel Inc.. C10LP-51003."},{"key":"ref_30","unstructured":"Intel Inc (2007). Cyclone II Device Handbook: Logic Array Blocks, Intel Inc.. CII-51002."},{"key":"ref_31","doi-asserted-by":"crossref","first-page":"3406","DOI":"10.1109\/TIM.2019.2936717","article-title":"A Review of New Time-to-Digital Conversion Techniques","volume":"10","author":"Tancock","year":"2019","journal-title":"IEEE Trans. Instrum. Meas."},{"key":"ref_32","doi-asserted-by":"crossref","first-page":"4205","DOI":"10.1109\/TIM.2019.2938436","article-title":"Recent Developments and Challenges in FPGA-Based Time-to-Digital Converters","volume":"11","author":"Machado","year":"2019","journal-title":"IEEE T. Instrum. Meas."},{"key":"ref_33","unstructured":"Intel Inc (2019). Cyclone V Device Handbook: Logic Array Blocks, Intel Inc.. CV-52001."}],"container-title":["Sensors"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/1424-8220\/20\/8\/2172\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,13]],"date-time":"2025-10-13T13:44:44Z","timestamp":1760363084000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/1424-8220\/20\/8\/2172"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4,11]]},"references-count":33,"journal-issue":{"issue":"8","published-online":{"date-parts":[[2020,4]]}},"alternative-id":["s20082172"],"URL":"https:\/\/doi.org\/10.3390\/s20082172","relation":{},"ISSN":["1424-8220"],"issn-type":[{"value":"1424-8220","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,4,11]]}}}