{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,14]],"date-time":"2026-01-14T16:26:18Z","timestamp":1768407978481,"version":"3.49.0"},"reference-count":50,"publisher":"MDPI AG","issue":"3","license":[{"start":{"date-parts":[[2021,1,25]],"date-time":"2021-01-25T00:00:00Z","timestamp":1611532800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Sensors"],"abstract":"<jats:p>This paper presents a power-oriented monitoring of clock signals that is designed to avoid synchronization failure in computer systems such as FPGAs. The proposed design reduces power consumption and increases the power-oriented checkability in FPGA systems. These advantages are due to improvements in the evaluation and measurement of corresponding energy parameters. Energy parameter orientation has proved to be a good solution for detecting a synchronization failure that blocks logic monitoring circuits. Key advantages lay in the possibility to detect a synchronization failure hidden in safety-related systems by using traditional online testing that is based on logical checkability. Two main types of power-oriented monitoring are considered: detecting a synchronization failure based on the consumption and the dissipation of power, which uses temperature and current consumption sensors, respectively. The experiments are performed on real FPGA systems with the controlled synchronization disconnection and the use of the computer-aided design (CAD) utility to estimate the decreasing values of the energy parameters. The results demonstrate the limited checkability of FPGA systems when using the thermal monitoring of clock signals and success in monitoring by the consumption current.<\/jats:p>","DOI":"10.3390\/s21030792","type":"journal-article","created":{"date-parts":[[2021,1,25]],"date-time":"2021-01-25T12:28:31Z","timestamp":1611577711000},"page":"792","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["Power-Oriented Monitoring of Clock Signals in FPGA Systems for Critical Application"],"prefix":"10.3390","volume":"21","author":[{"given":"Oleksandr","family":"Drozd","sequence":"first","affiliation":[{"name":"Institute of Computer Systems, Odessa National Polytechnic University, 65044 Odessa, Ukraine"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3086-0947","authenticated-orcid":false,"given":"Grzegorz","family":"Nowakowski","sequence":"additional","affiliation":[{"name":"Faculty of Electrical and Computer Engineering, Cracow University of Technology, 31-155 Cracow, Poland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anatoliy","family":"Sachenko","sequence":"additional","affiliation":[{"name":"Faculty of Transport, Electrical Engineering and IT, Kazimierz Pulaski University of Technology and Humanities in Radom, 26-600 Radom, Poland"},{"name":"Research Institute for Intelligent Computer Systems, West Ukrainian National University, 46027 Ternopil, Ukraine"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Viktor","family":"Antoniuk","sequence":"additional","affiliation":[{"name":"Institute of Computer Systems, Odessa National Polytechnic University, 65044 Odessa, Ukraine"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Volodymyr","family":"Kochan","sequence":"additional","affiliation":[{"name":"Research Institute for Intelligent Computer Systems, West Ukrainian National University, 46027 Ternopil, Ukraine"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Myroslav","family":"Drozd","sequence":"additional","affiliation":[{"name":"Institute of Computer Systems, Odessa National Polytechnic University, 65044 Odessa, Ukraine"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"1968","published-online":{"date-parts":[[2021,1,25]]},"reference":[{"key":"ref_1","doi-asserted-by":"crossref","unstructured":"Pauk, J., Wasilewska, A., and Ihnatouski, M. (2019). Infrared Thermography Sensor for Disease Activity Detection in Rheumatoid Arthritis Patients. Sensors, 19.","DOI":"10.3390\/s19163444"},{"key":"ref_2","doi-asserted-by":"crossref","unstructured":"Bartels, C., Zhang, C., Pay\u00e1-Vay\u00e1, G., and Blume, H. (2015, January 24\u201327). A Synthesizable Temperature Sensor on FPGA Using DSP-Slices for Reduced Calibration Overhead and Improved Stability. Proceedings of the International Conference on Architecture of Computing Systems, Porto, Portugal.","DOI":"10.1007\/978-3-319-16086-3_13"},{"key":"ref_3","first-page":"33","article-title":"Care and Feeding of FPGA Power Supplies: A How and Why Guide to Success","volume":"52","author":"Enger","year":"2018","journal-title":"Analog. Dialogue"},{"key":"ref_4","doi-asserted-by":"crossref","unstructured":"Ivanchenko, O., Kharchenko, V., Moroz, B., Kabak, L., and Konovalenko, S. (2018, January 20\u201321). Risk Assessment of Critical Energy Infrastructure Considering Physical and Cyber Assets: Methodology and Models. Proceedings of the 10th IEEE International Conference on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications, Lviv, Ukraine.","DOI":"10.1109\/IDAACS-SWS.2018.8525594"},{"key":"ref_5","unstructured":"Marvin, R. (2020, January 20). Risk Assessment. Common Cause Failures. Available online: https:\/\/www.ntnu.edu\/documents\/624876\/1277591044\/ccf.pdf\/f435f724-469d-4492-860a-66eca10e6bd2."},{"key":"ref_6","doi-asserted-by":"crossref","unstructured":"Kharchenko, V., Sachenko, A., Kochan, V., and Fesenko, H. (2016, January 5\u20137). Reliability and Survivability Models of Integrated Drone-Based Systems for Post Emergency Monitoring of NPPs. In Proceeding of the IEEE International Conference on Information and Digital Technologies, Rzeszov, Poland.","DOI":"10.1109\/DT.2016.7557161"},{"key":"ref_7","unstructured":"IEC61508 (2010). Functional Safety of Electrical, Electronic, Programmable Electronic Safety Related Systems. General Requirements, Rep. IEC."},{"key":"ref_8","unstructured":"IEC61513 (2001). Nuclear Power Plants: Instrumentation & Control Systems Important to Safety. General Requirements for Systems, Rep. IEC."},{"key":"ref_9","doi-asserted-by":"crossref","first-page":"1047","DOI":"10.1016\/j.net.2016.02.011","article-title":"Development of FPGA-based reactor trip functions using systems engineering approach","volume":"48","author":"Jung","year":"2016","journal-title":"Nucl. Eng. Technol."},{"key":"ref_10","unstructured":"Smith, D., and Simpson, K. (2019). The Safety Critical Systems Handbook, Butterworth-Heinemann. [5th ed.]."},{"key":"ref_11","doi-asserted-by":"crossref","unstructured":"Edstrom, J., and Tilevich, E. (2012, January 25\u201327). Reusable and Extensible Fault Tolerance for RESTful Applications. Proceedings of the 11th IEEE International Conference on Trust, Security and Privacy in Computing and Communications, Liverpool, UK.","DOI":"10.1109\/TrustCom.2012.244"},{"key":"ref_12","doi-asserted-by":"crossref","unstructured":"Jhawar, R., and Piuri, V. (2017). Fault Tolerance and Resilience in Cloud Computing Environments. Computer and Information Security Handbook, Morgan Kaufmann.","DOI":"10.1016\/B978-0-12-803843-7.00009-0"},{"key":"ref_13","doi-asserted-by":"crossref","unstructured":"Ren, Y., Wang, C., and Hong, H. (2009, January 28\u201329). An All CMOS Temperature Sensor for Thermal Monitoring of VLSI Circuits. Proceedings of the IEEE Circuits and Systems International Conference on Testing and Diagnosis, Chengdu, China.","DOI":"10.1109\/CAS-ICTD.2009.4960775"},{"key":"ref_14","doi-asserted-by":"crossref","unstructured":"Sarkany, Z., and Rencz, M. (2012, January 5\u20137). Design considerations to enhance thermal testability. Proceedings of the IEEE Electronics Packaging Technology Conference, Singapore.","DOI":"10.1109\/EPTC.2012.6507068"},{"key":"ref_15","doi-asserted-by":"crossref","unstructured":"Altet, J., and Rubio, A. (2002). Thermal Testing of Integrated Circuits, Springer Science + Business Media.","DOI":"10.1007\/978-1-4757-3635-9"},{"key":"ref_16","unstructured":"(2019, April 20). Xilinx Power Estimator User Guide. Available online: https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx2019_2\/ug440-xilinx-power-estimator.pdf."},{"key":"ref_17","unstructured":"(2019, March 20). Intel Quartus Prime Standard Edition User Guide: Power Analysis and Optimization. Available online: https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/ug\/ug-qps-power.pdf."},{"key":"ref_18","unstructured":"(2020, February 20). Analog Devices Digital Temperature Sensors. Available online: https:\/\/www.analog.com\/en\/parametricsearch\/11020."},{"key":"ref_19","unstructured":"(2020, February 20). Analog Devices Power Monitors. Available online: https:\/\/www.analog.com\/en\/parametricsearch\/11099."},{"key":"ref_20","unstructured":"(2020, February 20). Intel FPGA Temperature Sensor IP Core User Guide. Available online: https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/ug\/ug_alttemp_sense.pdf."},{"key":"ref_21","doi-asserted-by":"crossref","first-page":"42","DOI":"10.1109\/54.735926","article-title":"Concurrent Checking of Clock Signal Correctness","volume":"15","author":"Metra","year":"1998","journal-title":"IEEE Design Test Comput."},{"key":"ref_22","first-page":"1","article-title":"Faulty Clock Detection for Crypto Circuits Against Differential Fault Analysis Attack","volume":"967","author":"Luo","year":"2016","journal-title":"IACR Cryptol. ePrint Arch."},{"key":"ref_23","unstructured":"Li, G.M., Richmond, G.J., and Raman, S. (2008). Circuit and Method for Monitoring the Status of a Clock Signal. (7,454,645), U.S. Patent."},{"key":"ref_24","unstructured":"Chakrabarty, K., and Swaminathan, S. (2000, January 28\u201331). Built-in self-testing of high-performance circuits using twisted-ring counters. Proceedings of the IEEE International Symposium on Circuits and Systems, Geneva, Switzerland."},{"key":"ref_25","unstructured":"IEEE Std1500-2005 (2005). Standard Testability Method for Embedded Core-Based IC, IEEE."},{"key":"ref_26","doi-asserted-by":"crossref","unstructured":"Drozd, O., Kharchenko, V., Rucinski, A., Kochanski, T., Garbos, R., and Maevsky, D. (2019, January 5\u20137). Development of Models in Resilient Computing. Proceedings of the IEEE Conference on Dependable Systems, Leeds, UK.","DOI":"10.1109\/DESSERT.2019.8770035"},{"key":"ref_27","doi-asserted-by":"crossref","first-page":"72","DOI":"10.47839\/ijc.15.2.840","article-title":"Parallelism and complexity of a small-world network model","volume":"15","author":"Hiromoto","year":"2016","journal-title":"Int. J. Comput."},{"key":"ref_28","doi-asserted-by":"crossref","unstructured":"Palagin, A., and Opanasenko, V. (2017, January 21\u201323). The implementation of extended arithmetics on FPGA-based structures. Proceedings of the IDAACS International Conference, Bucharest, Romania.","DOI":"10.1109\/IDAACS.2017.8095239"},{"key":"ref_29","doi-asserted-by":"crossref","unstructured":"Murugesan, S., and Gangadharan, G. (2012). Harnessing Green IT. Principles and Practices, Wiley and Sons Ltd.","DOI":"10.1002\/9781118305393"},{"key":"ref_30","first-page":"69","article-title":"Green Logic: Models, Methods, Algorithms","volume":"Volume 74","author":"Tyurin","year":"2017","journal-title":"Green IT Engineering: Concepts, Models, Complex Systems Architectures. Studies in Systems, Decision and Control"},{"key":"ref_31","first-page":"74","article-title":"Checkable FPGA Design: Energy Consumption, Throughput and Trustworthiness","volume":"Volume 171","author":"Drozd","year":"2019","journal-title":"Green IT Engineering: Social, Business and Industrial Applications"},{"key":"ref_32","unstructured":"(2020, January 20). Final Report on the August 14, 2003 Blackout in the United States and Canada: Causes and Recommendations, Available online: https:\/\/www3.epa.gov\/region1\/npdes\/merrimackstation\/pdfs\/ar\/AR-1165.pdf."},{"key":"ref_33","unstructured":"(2020, January 20). The True Toll of the Chernobyl Disaster. Available online: https:\/\/www.bbc.com\/future\/article\/20190725-will-we-ever-know-chernobyls-true-death-toll."},{"key":"ref_34","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1023\/A:1008244815697","article-title":"On-Line Testing for VLSI","volume":"12","author":"Nicolaidis","year":"1998","journal-title":"J. Electron. Test. Theory Appl."},{"key":"ref_35","unstructured":"Metra, C., Schiano, L., Favalli, M., and Ricco, B. (2002, January 4\u20138). Self-Checking scheme for the on-line testing of power supply noise. Proceedings of the Design, Automation and Test in Europe Conference, Paris, France."},{"key":"ref_36","doi-asserted-by":"crossref","unstructured":"Sz\u00e9kely, V., M\u00e1rta, C., Rencz, M., Benedek, Z., and Courtois, B. (1995, January 25\u201326). Design for Thermal Testability (DFTT) and a CMOS Realization. Proceedings of the 1st Therminic Workshop, Grenoble, France.","DOI":"10.1016\/S0924-4247(96)01246-0"},{"key":"ref_37","doi-asserted-by":"crossref","first-page":"81","DOI":"10.1023\/A:1008233907036","article-title":"Thermal Monitoring of Self-Checking Systems","volume":"12","author":"Rencz","year":"1998","journal-title":"J. Electron. Test."},{"key":"ref_38","unstructured":"Velusamy, S., Huang, W., Lach, J., Stan, M., and Skadron, K. (2005, January 2\u20135). Monitoring Temperature in FPGA based SoCs. Proceedings of the International conference on Computer Design: VLSI in Computers & Processors, San Jose, CA, USA."},{"key":"ref_39","unstructured":"(2020, February 20). Intel FPGA Integer Arithmetic IP Cores User Guide. Available online: https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/ug\/ug_lpm_alt_mfug.pdf."},{"key":"ref_40","unstructured":"(2020, August 31). Intel Cyclone 10 LP Core Fabric and General Purpose I\/Os Handbook. Available online: https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/hb\/cyclone-10\/c10lp-51003.pdf."},{"key":"ref_41","unstructured":"(2020, August 31). Intel Quartus Prime Standard Edition User Guide. Available online: https:\/\/www.intel.com\/content\/dam\/altera-www\/global\/en_US\/pdfs\/literature\/ug\/ug-qps-getting-started.pdf."},{"key":"ref_42","unstructured":"PowerPlay Power Analysis (2019, April 20). Quartus II Handbook Version 13.1.0. Available online: https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/hb\/qts\/qts_qii53013.pdf."},{"key":"ref_43","doi-asserted-by":"crossref","unstructured":"Renbi, A., and Lindh, L. (2009, January 10). Power and energy efficiency evaluation for HW and SW implementation of nxn matrix multiplication on Altera FPGAs. Proceedings of the 6th FPGAworld Conference, Stockholm, Sweden.","DOI":"10.1145\/1667520.1667526"},{"key":"ref_44","unstructured":"Sachenko, A., Kochan, V., Turchenko, V., Tymchyshyn, V., and Vasylkiv, N. (1999, January 24\u201326). Intelligent nodes for distributed sensor network. Proceedings of the IEEE Instrumentation and Measurement Technology Conference, Venice, Italy."},{"key":"ref_45","unstructured":"(2020, August 31). Analog Devices LTC2986. Available online: https:\/\/www.analog.com\/en\/products\/ltc2986.html#product-overview."},{"key":"ref_46","doi-asserted-by":"crossref","first-page":"118","DOI":"10.47839\/ijc.18.2.1410","article-title":"Power-consumption-oriented checkability for FPGA-based components of safety-related systems","volume":"18","author":"Drozd","year":"2019","journal-title":"Int. J. Comput."},{"key":"ref_47","unstructured":"(2020, August 31). Intel\u00ae Cyclone\u00ae 10 LP FPGA Evaluation Kit User Guide. Available online: https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/ug\/ug-c10-lp-eval-kit.pdf."},{"key":"ref_48","first-page":"351","article-title":"Side-Channel Leakage of Masked CMOS Gates","volume":"Volume 3376","author":"Mangard","year":"2005","journal-title":"CT-RSA 2005, LNCS"},{"key":"ref_49","first-page":"219","article-title":"Green Experiments with FPGA","volume":"Volume 105","author":"Drozd","year":"2017","journal-title":"Green IT Engineering: Components, Networks and Systems Implementation"},{"key":"ref_50","doi-asserted-by":"crossref","first-page":"145","DOI":"10.15623\/ijret.2014.0302026","article-title":"A review on glitch reduction techniques","volume":"3","author":"Vikas","year":"2014","journal-title":"Int. J. Res. Eng. Technol."}],"container-title":["Sensors"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/1424-8220\/21\/3\/792\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T05:15:03Z","timestamp":1760159703000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/1424-8220\/21\/3\/792"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1,25]]},"references-count":50,"journal-issue":{"issue":"3","published-online":{"date-parts":[[2021,2]]}},"alternative-id":["s21030792"],"URL":"https:\/\/doi.org\/10.3390\/s21030792","relation":{},"ISSN":["1424-8220"],"issn-type":[{"value":"1424-8220","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,1,25]]}}}