{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,30]],"date-time":"2026-05-30T01:01:16Z","timestamp":1780102876577,"version":"3.54.0"},"reference-count":46,"publisher":"MDPI AG","issue":"4","license":[{"start":{"date-parts":[[2021,2,17]],"date-time":"2021-02-17T00:00:00Z","timestamp":1613520000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Sensors"],"abstract":"<jats:p>Communication systems that work in jeopardized environments such as space are affected by soft errors that can cause malfunctions in the behavior of the circuits such as, for example, single event upsets (SEUs) or multiple bit upsets (MBUs). In order to avoid this erroneous functioning, this kind of systems are usually protected using redundant logic such as triple modular redundancy (TMR) or error correction codes (ECCs). After the implementation of the protected modules, the communication modules must be tested to assess the achieved reliability. These tests could be driven into accelerator facilities through ionization processes or they can be performed using fault injection tools based on software simulation such as the SEUs simulation tool (SST), or based on field-programmable gate array (FPGA) emulation like the one described in this work. In this paper, a tutorial for the setup of a fault injection emulation platform based on the Xilinx soft error mitigation (SEM) intellectual property (IP) controller is depicted step by step, showing a complete cycle. To illustrate this procedure, an online repository with a complete project and a step-by-step guide is provided, using as device under test a classical communication component such as a finite impulse response (FIR) filter. Finally, the integration of the automatic configuration memory error-injection (ACME) tool to speed up the fault injection process is explained in detail at the end of the paper.<\/jats:p>","DOI":"10.3390\/s21041392","type":"journal-article","created":{"date-parts":[[2021,2,17]],"date-time":"2021-02-17T04:49:01Z","timestamp":1613537341000},"page":"1392","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":17,"title":["Fault Injection Emulation for Systems in FPGAs: Tools, Techniques and Methodology, a Tutorial"],"prefix":"10.3390","volume":"21","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8275-1745","authenticated-orcid":false,"given":"\u00d3scar","family":"Ruano","sequence":"first","affiliation":[{"name":"ARIES Research Center, Universidad Antonio Nebrija, 28040 Madrid, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6719-9681","authenticated-orcid":false,"given":"Francisco","family":"Garc\u00eda-Herrero","sequence":"additional","affiliation":[{"name":"ARIES Research Center, Universidad Antonio Nebrija, 28040 Madrid, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4458-9761","authenticated-orcid":false,"given":"Luis Alberto","family":"Aranda","sequence":"additional","affiliation":[{"name":"ARIES Research Center, Universidad Antonio Nebrija, 28040 Madrid, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2220-0594","authenticated-orcid":false,"given":"Alfonso","family":"S\u00e1nchez-Maci\u00e1n","sequence":"additional","affiliation":[{"name":"ARIES Research Center, Universidad Antonio Nebrija, 28040 Madrid, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2074-0466","authenticated-orcid":false,"given":"Laura","family":"Rodriguez","sequence":"additional","affiliation":[{"name":"ARIES Research Center, Universidad Antonio Nebrija, 28040 Madrid, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7133-9026","authenticated-orcid":false,"given":"Juan Antonio","family":"Maestro","sequence":"additional","affiliation":[{"name":"ARIES Research Center, Universidad Antonio Nebrija, 28040 Madrid, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"1968","published-online":{"date-parts":[[2021,2,17]]},"reference":[{"key":"ref_1","doi-asserted-by":"crossref","first-page":"2644","DOI":"10.1109\/TNS.2011.2172220","article-title":"In Flight SEU\/MCU Sensitivity of Commercial Nanometric SRAMs: Operational Estimations","volume":"58","author":"Artola","year":"2011","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_2","doi-asserted-by":"crossref","first-page":"4243","DOI":"10.1109\/TNS.2013.2288305","article-title":"Evaluating Neutron Induced SEE in SRAM-Based FPGA Protected by Hardware- and Software-Based Fault Tolerant Techniques","volume":"60","author":"Azambuja","year":"2013","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_3","doi-asserted-by":"crossref","first-page":"258","DOI":"10.1109\/MDT.2005.69","article-title":"Soft Errors in Advanced Computer Systems","volume":"22","author":"Baumann","year":"2005","journal-title":"IEEE Des. Test Comput."},{"key":"ref_4","doi-asserted-by":"crossref","first-page":"3148","DOI":"10.1109\/TNS.2002.805441","article-title":"Single-event upset in commercial silicon-on-insulator PowerPC microprocessors","volume":"49","author":"Irom","year":"2002","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_5","doi-asserted-by":"crossref","first-page":"2229","DOI":"10.1109\/23.340567","article-title":"Two CMOS memory cells suitable for the design of SEU-tolerant VLSI circuits","volume":"41","author":"Velazco","year":"1994","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_6","doi-asserted-by":"crossref","unstructured":"D\u00edez-Acereda, V., Khemchandani, S.L., del Pino, J., and Mateos-Angulo, S. (2019). RHBD Techniques to Mitigate SEU and SET in CMOS Frequency Synthesizers. Electronics, 8.","DOI":"10.3390\/electronics8060690"},{"key":"ref_7","unstructured":"Carmichael, C. (2006, January 6). Triple modular redundancy design techniques for virtex series FPGA. Presented at the Application Notes 197, San Jose, CA, USA."},{"key":"ref_8","doi-asserted-by":"crossref","first-page":"1700","DOI":"10.1109\/TNS.2008.924053","article-title":"Efficient Protection Techniques Against SEUs for Adaptive Filters: An Echo Canceller Case Study","volume":"55","author":"Reviriego","year":"2008","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_9","doi-asserted-by":"crossref","first-page":"1304","DOI":"10.1109\/12.59860","article-title":"Algorithm-based fault detection for signal processing applications","volume":"39","author":"Reddy","year":"1990","journal-title":"IEEE Trans. Comput."},{"key":"ref_10","doi-asserted-by":"crossref","first-page":"2091","DOI":"10.1109\/TNS.2009.2014563","article-title":"A Methodology for Automatic Insertion of Selective TMR in Digital Circuits Affected by SEUs","volume":"56","author":"Ruano","year":"2009","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_11","first-page":"155","article-title":"A New Fault Injection Approach to Study the Impact of Bitflips in the Configuration of SRAM-Based FPGAs","volume":"8","author":"Ziade","year":"2011","journal-title":"Int. Arab J. Inf. Technol."},{"key":"ref_12","first-page":"171","article-title":"A Survey on Fault Injection Techniques","volume":"1","author":"Haissam","year":"2004","journal-title":"Int. Arab J. Inf. Technol."},{"key":"ref_13","doi-asserted-by":"crossref","first-page":"128153","DOI":"10.1109\/ACCESS.2019.2939858","article-title":"ACME: A Tool to Improve Configuration Memory Fault Injection in SRAM-Based FPGAs","volume":"7","author":"Aranda","year":"2019","journal-title":"IEEE Access"},{"key":"ref_14","unstructured":"(2021, February 01). Available online: https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/ug\/ug_fault_injection.pdf."},{"key":"ref_15","first-page":"497","article-title":"Efficient Arithmetic-Residue-Based SEU-Tolerant FIR Filter Design","volume":"60","author":"Gao","year":"2013","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"ref_16","doi-asserted-by":"crossref","first-page":"55","DOI":"10.1109\/CC.2013.6633745","article-title":"Efficient Single Event Upset-Tolerant FIR Filter Design Based on Residue Number for OBP Satellite Communication Systems","volume":"10","author":"Gao","year":"2013","journal-title":"China Commun."},{"key":"ref_17","first-page":"512","article-title":"Structural DMR: A Technique for Implementation of Soft-Error-Tolerant FIR Filters","volume":"58","author":"Reviriego","year":"2011","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"ref_18","doi-asserted-by":"crossref","first-page":"2112","DOI":"10.1109\/TNS.2010.2051162","article-title":"Enhanced Implementations of Hamming Codes to Protect FIR Filters","volume":"57","author":"Liu","year":"2010","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_19","doi-asserted-by":"crossref","first-page":"128","DOI":"10.1016\/j.vlsi.2008.04.002","article-title":"Protection against soft errors in the space environment: A finite impulse response (FIR) filter case study","volume":"42","author":"Maestro","year":"2009","journal-title":"Integration"},{"key":"ref_20","first-page":"583","article-title":"Implementing Concurrent Error Detection in Infinite-Impulse-Response Filters","volume":"59","author":"Reviriego","year":"2012","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"ref_21","doi-asserted-by":"crossref","unstructured":"Benso, A., and Prinetto, P. (2003). Pin-Level Hardware Fault Injection Techniques. Fault Injection Techniques and Tools for Embedded Systems Reliability Evaluation. Frontiers in Electronic Testing, Springer.","DOI":"10.1007\/b105828"},{"key":"ref_22","unstructured":"Madeira, H., Rela, M., Moreira, F., and Silva, J.G. RIFLE: A General Purpose Pin-level Fault Injector. Proceedings of the 1st European Dependable Computing Conference (EDCC-1)."},{"key":"ref_23","doi-asserted-by":"crossref","first-page":"1515","DOI":"10.1109\/12.214660","article-title":"FOCUS: An Experimental Environment for Fault Sensitivity Analysis","volume":"41","author":"Choi","year":"1992","journal-title":"IEEE Trans Comput"},{"key":"ref_24","unstructured":"Arlat, J. (1990). Validation de la S\u00fbret\u00e9 de Fonctionnement Par Injection de Fautes. M\u00e9thode Mise en \u0152uvre et Application. [Ph.D. Thesis, LAAS-CNRS]."},{"key":"ref_25","unstructured":"Mart\u00ednez, R.J., Gil, P.J., Mart\u00edn, G., P\u00e9rez, C., and Serrano, J.J. (1999, January 6\u20138). Experimental Validation of High-Speed Fault-Tolerant Systems Using Physical Fault Injection. Proceedings of the Dependable Computing for Critical Applications 7 (DCCA-7), San Jose, CA, USA."},{"key":"ref_26","unstructured":"Gunnetlo, O., Karlsson, J., and Tonn, J. (1989). Evaluation of Error Detection Schemes Using Fault Injection by Heavy-ion Radiation. The Nineteenth International Symposium on Fault-Tolerant Computing. Digest of Papers, IEEE CS Press."},{"key":"ref_27","unstructured":"Karlsson, J., Arlat, J., and Leber, G. Application of Three Physical Fault Injection Techniques to the Experimental Assessment of the MARS Architecture. Proceedings of the Fifth Annual IEEE International Working Conference on Dependable Computing for Critical Applications."},{"key":"ref_28","unstructured":"Kanawati, G.A., Kanawati, N.A., and Abraham, J.A. FERRARI: A Tool for the Validation of System Dependability Properties. Proceedings of the 22nd Annual International Symposium Fault-Tolerant Computing."},{"key":"ref_29","unstructured":"Dawson, S., Jahanian, F., and Mitton, T. (1996, January 4\u20136). ORCHESTRA: A probing and fault injection environment for testing protocol implementations. Proceedings of the IEEE International Computer Performance and Dependability Symposium, Urbana-Champaign, IL, USA."},{"key":"ref_30","unstructured":"Stott, D.T., Kalbarczyk, Z., and Iyer, R.K. (1999). Using NFTAPE for Rapid Development of Automated Fault Injection Experiments, Center for Reliable and High-Performance Computing: University of Illinois at Urbana Champaign. Research Report."},{"key":"ref_31","unstructured":"Segall, Z., Vrsalovic, D., Siewiorek, D., Yaskin, D., Kownacki, J., Barton, J., Dancey, R., Robinson, A., and Lin, T. (1988, January 27\u201330). FIAT-Fault Injection Based Automated Testing Environment. Proceedings of the 18th International Symposiumon Fault-Tolerant Computing (FTCS-18), Tokyo, Japan."},{"key":"ref_32","doi-asserted-by":"crossref","first-page":"125","DOI":"10.1109\/32.666826","article-title":"Xception: A Technique for the Experimental Evaluation of Dependability in Modern Computers","volume":"24","author":"Carreira","year":"1998","journal-title":"IEEE Trans. Softw. Eng."},{"key":"ref_33","doi-asserted-by":"crossref","unstructured":"Ruano, O., Maestro, J.A., Reyes, P., and Reviriego, P. (2007, January 4\u20137). A Simulation Platform for the Study of Soft Errors on Signal Processing Circuits through Software Fault Injection. Proceedings of the 2007 IEEE International Symposium on Industrial Electronics, Vigo, Spain.","DOI":"10.1109\/ISIE.2007.4375147"},{"key":"ref_34","unstructured":"(2021, February 01). Single Event Effects Simulation Tool. Available online: http:\/\/www.nebrija.es\/aries\/sst.htm."},{"key":"ref_35","doi-asserted-by":"crossref","unstructured":"Randell, B., Laprie, J.C., Kopetz, H., and Littlewood, B. (1995). Fault Injection into VHDL Models: The MEFISTO Tool. Predictably Dependable Computing Systems, Springer. ESPRIT Basic Research Series.","DOI":"10.1007\/978-3-642-79789-7"},{"key":"ref_36","unstructured":"Sieh, V., Tschache, O., and Balbach, F. (1997, January 24\u201327). VERIFY: Evaluation of reliability using VHDL-models with embedded fault descriptions. Proceedings of the IEEE 27th International Symposium on Fault Tolerant Computing, Seattle, WA, USA."},{"key":"ref_37","doi-asserted-by":"crossref","unstructured":"Guzman-Miranda, H., Tombs, J.N., and Aguirre, M.A. (July, January 30). FT-UNSHADES-uP: A platform for the analysis and optimal hardening of embedded systems in radiation environments. Proceedings of the 2008 IEEE International Symposium on Industrial Electronics, Cambridge, UK.","DOI":"10.1109\/ISIE.2008.4677166"},{"key":"ref_38","doi-asserted-by":"crossref","first-page":"2129","DOI":"10.1109\/TNS.2010.2043855","article-title":"Experimental Validation of Fault Injection Analyses by the FLIPPER Tool","volume":"57","author":"Alderighi","year":"2010","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"ref_39","unstructured":"Cieslewski, G., and George, A. (2021, February 01). SPFFI: Simple, Portable SPFFI: Simple, Portable FPGA Fault Injector FPGA Fault Injector. Available online: https:\/\/www.academia.edu\/637875\/SPFFI_Simple_Portable_FPGA_Fault_Injector."},{"key":"ref_40","unstructured":"Harward, N.A. (2021, February 01). Measuring Soft Error Sensitivity of FPGA Soft Processor Designs Using Fault Injection. Available online: https:\/\/scholarsarchive.byu.edu\/etd\/5699\/."},{"key":"ref_41","unstructured":"Tonfat, J. (2021, February 01). Frame-Level Redundancy Scrubbing Technique for SRAM-Based FPGAs. Available online: https:\/\/www.lume.ufrgs.br\/handle\/10183\/143194."},{"key":"ref_42","doi-asserted-by":"crossref","unstructured":"Asadi, G., and Tahoori, M.B. (2005, January 20\u201322). Soft Error Rate Estimation and Mitigation for SRAM-based FPGAs. Proceedings of the 2005 ACM\/SIGDA 13th International Symposium on Field Programmable Gate Arrays, Monterey, CA, USA.","DOI":"10.1145\/1046192.1046212"},{"key":"ref_43","unstructured":"Heiner, J., Sellers, B., Wirthlin, M., and Kalb, J. (September, January 31). FPGA Partial Reconfiguration via Configuration Scrubbing. Proceedings of the IEEE International Conference on Field Programmable Logic and Applications (FPL), Prague, Czech Republic."},{"key":"ref_44","unstructured":"Xilinx (2021, February 01). Soft Error Mitigation Controller v4.1 LogiCORE IP Product Guide. Available online: https:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/sem\/v4_1\/pg036_sem.pdf."},{"key":"ref_45","unstructured":"DIGILENT (2021, February 01). Nexys 4 DDR Reference Manual. Available online: https:\/\/reference.digilentinc.com\/reference\/programmable-logic\/nexys-4-ddr\/reference-manual."},{"key":"ref_46","unstructured":"(2021, February 01). The ACME tool. Available online: http:\/\/www.nebrija.es\/aries\/acme.htm."}],"container-title":["Sensors"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/1424-8220\/21\/4\/1392\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T05:25:02Z","timestamp":1760160302000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/1424-8220\/21\/4\/1392"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,17]]},"references-count":46,"journal-issue":{"issue":"4","published-online":{"date-parts":[[2021,2]]}},"alternative-id":["s21041392"],"URL":"https:\/\/doi.org\/10.3390\/s21041392","relation":{},"ISSN":["1424-8220"],"issn-type":[{"value":"1424-8220","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,2,17]]}}}