{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,12]],"date-time":"2025-10-12T02:18:14Z","timestamp":1760235494168,"version":"build-2065373602"},"reference-count":56,"publisher":"MDPI AG","issue":"16","license":[{"start":{"date-parts":[[2021,8,22]],"date-time":"2021-08-22T00:00:00Z","timestamp":1629590400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100003141","name":"Consejo Nacional de Ciencia y Tecnolog\u00eda","doi-asserted-by":"publisher","award":["613","882"],"award-info":[{"award-number":["613","882"]}],"id":[{"id":"10.13039\/501100003141","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Sensors"],"abstract":"<jats:p>Currently, cryptographic algorithms are widely applied to communications systems to guarantee data security. For instance, in an emerging automotive environment where connectivity is a core part of autonomous and connected cars, it is essential to guarantee secure communications both inside and outside the vehicle. The AES algorithm has been widely applied to protect communications in onboard networks and outside the vehicle. Hardware implementations use techniques such as iterative, parallel, unrolled, and pipeline architectures. Nevertheless, the use of AES does not guarantee secure communication, because previous works have proved that implementations of secret key cryptosystems, such as AES, in hardware are sensitive to differential fault analysis. Moreover, it has been demonstrated that even a single fault during encryption or decryption could cause a large number of errors in encrypted or decrypted data. Although techniques such as iterative and parallel architectures have been explored for fault detection to protect AES encryption and decryption, it is necessary to explore other techniques such as pipelining. Furthermore, balancing a high throughput, reducing low power consumption, and using fewer hardware resources in the pipeline design are great challenges, and they are more difficult when considering fault detection and correction. In this research, we propose a novel hybrid pipeline hardware architecture focusing on error and fault detection for the AES cryptographic algorithm. The architecture is hybrid because it combines hardware and time redundancy through a pipeline structure, analyzing and balancing the critical path and distributing the processing elements within each stage. The main contribution is to present a pipeline structure for ciphering five times on the same data blocks, implementing a voting module to verify when an error occurs or when output has correct cipher data, optimizing the process, and using a decision tree to reduce the complexity of all combinations required for evaluating. The architecture is analyzed and implemented on several FPGA technologies, and it reports a throughput of 0.479 Gbps and an efficiency of 0.336 Mbps\/LUT when a Virtex-7 is used.<\/jats:p>","DOI":"10.3390\/s21165655","type":"journal-article","created":{"date-parts":[[2021,8,22]],"date-time":"2021-08-22T22:59:27Z","timestamp":1629673167000},"page":"5655","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["Hybrid Pipeline Hardware Architecture Based on Error Detection and Correction for AES"],"prefix":"10.3390","volume":"21","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4753-9375","authenticated-orcid":false,"given":"Ignacio","family":"Algredo-Badillo","sequence":"first","affiliation":[{"name":"CONACYT-Instituto Nacional de Astrof\u00edsica, \u00d3ptica y Electr\u00f3nica, Puebla 72840, Mexico"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8294-5926","authenticated-orcid":false,"given":"Kelsey A.","family":"Ram\u00edrez-Guti\u00e9rrez","sequence":"additional","affiliation":[{"name":"CONACYT-Instituto Nacional de Astrof\u00edsica, \u00d3ptica y Electr\u00f3nica, Puebla 72840, Mexico"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4748-3500","authenticated-orcid":false,"given":"Luis Alberto","family":"Morales-Rosales","sequence":"additional","affiliation":[{"name":"Faculty of Civil Engineering, CONACYT-Universidad Michoacana de San Nicol\u00e1s de Hidalgo, Morelia 58000, Mexico"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5840-9798","authenticated-orcid":false,"given":"Daniel","family":"Pacheco Bautista","sequence":"additional","affiliation":[{"name":"Departamento de Ingenier\u00eda en Computaci\u00f3n, Universidad del Istmo, Campus Tehuantepec, Oaxaca 70760, Mexico"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9665-2203","authenticated-orcid":false,"given":"Claudia","family":"Feregrino-Uribe","sequence":"additional","affiliation":[{"name":"Instituto Nacional de Astrof\u00edsica, \u00d3ptica y Electr\u00f3nica, Puebla 72840, Mexico"}]}],"member":"1968","published-online":{"date-parts":[[2021,8,22]]},"reference":[{"key":"ref_1","unstructured":"Boccini, G. (2014). Security in Automotive Microcontrollers of Next Generation. [Ph.D. Thesis, Universit\u00e0 di Pisa]."},{"key":"ref_2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2960407","article-title":"Security in Automotive Networks: Lightweight Authentication and Authorization","volume":"22","author":"Mundhenk","year":"2017","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"key":"ref_3","doi-asserted-by":"crossref","unstructured":"Ni, X., Shi, W., and Foo, V.F.S. (2007, January 22\u201325). AES Security Protocol Implementation for Automobile Remote Keyless System. Proceedings of the 2007 IEEE 65th Vehicular Technology Conference\u2014VTC2007-Spring, Dublin, Ireland.","DOI":"10.1109\/VETECS.2007.520"},{"key":"ref_4","doi-asserted-by":"crossref","unstructured":"Lv, X., and Xu, L. (2012, January 21\u201323). AES encryption algorithm keyless entry system. Proceedings of the 2012 2nd International Conference on Consumer Electronics, Communications and Networks (CECNet), Yichang, China.","DOI":"10.1109\/CECNet.2012.6201976"},{"key":"ref_5","unstructured":"Lugo-Meneses, C.A., and Peralta-Reynoso, D. (2021, August 21). Secure AES Frame Encryption for CAN FD. Available online: https:\/\/rei.iteso.mx\/handle\/11117\/5973."},{"key":"ref_6","unstructured":"Henniger, O., Ruddle, A., Seudi\u00e9, H., Weyl, B., Wolf, M., and Wollinger, T. (2021, August 21). Securing Vehicular On-Board IT Systems: The EVITA Project. Available online: https:\/\/www.evita-project.org\/Publications\/HRSW09.pdf."},{"key":"ref_7","doi-asserted-by":"crossref","unstructured":"Jattala, I., Durrani, S., Farooqi, J., Junjua, G., Shafique, A., Hussian, F., Mahmood, H., and Ikram, N. (2013, January 10\u201312). Secure automotive telematics system (SATS). Proceedings of the Eighth International Conference on Digital Information Management (ICDIM 2013), Islamabad, Pakistan.","DOI":"10.1109\/ICDIM.2013.6693985"},{"key":"ref_8","doi-asserted-by":"crossref","unstructured":"Cassettari, R., Fanucci, L., and Boccini, G. (July, January 30). A new hardware implementation of the advanced encryption standard algorithm for automotive applications. Proceedings of the 2014 10th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME), Grenoble, France.","DOI":"10.1109\/PRIME.2014.6872672"},{"key":"ref_9","doi-asserted-by":"crossref","first-page":"112972","DOI":"10.1016\/j.sna.2021.112972","article-title":"Noise analysis of a high sensitivity GMI sensor based on a Field-Programmable-Gate-Array","volume":"331","author":"Asfour","year":"2021","journal-title":"Sens. Actuators A Phys."},{"key":"ref_10","doi-asserted-by":"crossref","first-page":"37","DOI":"10.4316\/AECE.2019.02005","article-title":"Immunity Characterization of FPGA I\/Os for Fault-Tolerant Circuit Designs against EMI","volume":"19","author":"Toan","year":"2019","journal-title":"Adv. Electr. Comput. Eng."},{"key":"ref_11","doi-asserted-by":"crossref","unstructured":"Benfica, J., Green, B., Porcher, B.C., Poehls, L.B., Vargas, F., Medina, N.H., Added, N., de Aguiar, V.A.P., Macchione, E.L.A., and Aguirre, F. (2016, January 17\u201321). Analysis of FPGA SEU sensitivity to combined effects of conducted EMI and TID. Proceedings of the 2016 Asia-Pacific International Symposium on Electromagnetic Compatibility (APEMC), Shenzhen, China.","DOI":"10.1109\/APEMC.2016.7522900"},{"key":"ref_12","unstructured":"Shum, W. (2011). Glitch Reduction and CAD Algorithm Noise in FPGAs. [Ph.D. Thesis, University of Toronto]."},{"key":"ref_13","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1155\/2014\/837572","article-title":"Asynchronous Advanced Encryption Standard Hardware with Random Noise Injection for Improved Side-Channel Attack Resistance","volume":"2014","author":"Kotipalli","year":"2014","journal-title":"J. Electr. Comput. Eng."},{"key":"ref_14","doi-asserted-by":"crossref","first-page":"85","DOI":"10.23919\/SAIEE.2018.8531950","article-title":"Developing an Electromagnetic Noise Generator to Protect a Raspberry PI from Side Channel Analysis","volume":"109","author":"Frieslaar","year":"2018","journal-title":"SAIEE Afr. Res. J."},{"key":"ref_15","doi-asserted-by":"crossref","unstructured":"Kaliski, B.S. (1997). Differential fault analysis of secret key cryptosystems. Advances in Cryptology\u2014CRYPTO \u201997, Springer.","DOI":"10.1007\/BFb0052223"},{"key":"ref_16","unstructured":"Koren, I., Piuri, V., Breveglieri, L., Maistri, P., and Bertoni, G. (2003). Detecting and Locating Faults in VLSI Implementations of the Advanced Encryption Standard. Proceedings 18th IEEE Symposium on Defect and Fault Tolerance in VLSI Systems, IEEE Computer Society."},{"key":"ref_17","unstructured":"Gligoroski, D., Knapskog, S.J., and Andova, S. (2006). Cryptcoding\u2014Encryption and Error-Correction Coding in a Single Step. Security and Management, CSREA Press."},{"key":"ref_18","first-page":"1","article-title":"Throughput\/Area Trade-offs of Loop Unrolling, Functional, and Structural Pipeline for Skein Hash Function","volume":"3","author":"Athanasiou","year":"2013","journal-title":"Comput. Sci. Eng. Int. J. (CSEIJ)"},{"key":"ref_19","first-page":"1","article-title":"Pipeline synthesis and optimization of FPGA-based video processing applications with CAL","volume":"2011","author":"Prihozhy","year":"2011","journal-title":"EURASIP J. Image Video Process."},{"key":"ref_20","unstructured":"Bae, K., Moon, S., Choi, D., Choi, Y., Kim, H.D., and Ha, J. (2012, January 3\u20135). A practical analysis of fault attack countermeasure on AES using data masking. Proceedings of the 2012 7th International Conference on Computing and Convergence Technology (ICCCT), Seoul, Korea."},{"key":"ref_21","unstructured":"Devi, G.S. (2014). Two Bit error detection and single bit correction for AES. [Master\u2019s Thesis, Anna University]."},{"key":"ref_22","unstructured":"National Institute of Standards and Technology (NIST) (2021, August 21). Advanced Encryption Standard. NIST FIPS PUB 197, Available online: https:\/\/nvlpubs.nist.gov\/nistpubs\/FIPS\/NIST.FIPS.197.pdf."},{"key":"ref_23","first-page":"187","article-title":"A Hybrid Fault Detection and Correction AES for Space Application","volume":"6","author":"Bobby","year":"2013","journal-title":"Int. J. Electron. Commun. Eng."},{"key":"ref_24","doi-asserted-by":"crossref","unstructured":"Kilts, S. (2007). Advanced FPGA Design: Architecture, Implementation, and Optimization, Wiley-IEEE Press.","DOI":"10.1002\/9780470127896"},{"key":"ref_25","unstructured":"Khan, M. (2006). Power Optimization in FPGA Designs, Technical Report; Altera Corp."},{"key":"ref_26","unstructured":"Johnson, B.W. (1989). The Design and Analysis of Fault Tolerant Digital Systems, Addison-Wesley."},{"key":"ref_27","unstructured":"Koren, I., and Krishna, C. (2010). Fault-Tolerant Systems, Elsevier Science."},{"key":"ref_28","doi-asserted-by":"crossref","unstructured":"Panem, C., Gad, V., and Gad, R. (2021, July 23). Polynomials in Error Detection and Correction in Data Communication System. Available online: https:\/\/www.intechopen.com\/chapters\/69897.","DOI":"10.5772\/intechopen.86160"},{"key":"ref_29","first-page":"334","article-title":"Implementation and Analysis of an Error Detection and Correction System on FPGA","volume":"4","author":"Anton","year":"2013","journal-title":"Int. J. Intell. Comput. Res."},{"key":"ref_30","first-page":"4750","article-title":"High speed parallel concurrent error detection scheme for robust AES hardware","volume":"2","author":"Kamboj","year":"2013","journal-title":"Int. J. Adv. Res. Electr. Electron. Instrum. Eng."},{"key":"ref_31","doi-asserted-by":"crossref","unstructured":"Ayoob, M., and Adi, W. (2015, January 3\u20135). Fault Detection and Correction in Processing AES Encryption Algorithm. Proceedings of the 2015 Sixth International Conference on Emerging Security Technologies (EST), Braunschweig, Germany.","DOI":"10.1109\/EST.2015.13"},{"key":"ref_32","doi-asserted-by":"crossref","unstructured":"Mandal, S., Sau, S., Chakrabarti, A., Saini, J., Pal, S.K., and Chattopadhyay, S. (2015, January 8\u201310). FPGA Based Novel High Speed DAQ System Design with Error Correction. Proceedings of the 2015 IEEE Computer Society Annual Symposium on VLSI, Montpellier, France.","DOI":"10.1109\/ISVLSI.2015.80"},{"key":"ref_33","doi-asserted-by":"crossref","first-page":"307","DOI":"10.3182\/20060926-3-PL-4904.00051","article-title":"Error Correction Procedures for a Hardware Implementation of the Advanced Encryption Standard","volume":"39","author":"Nikodem","year":"2006","journal-title":"IFAC Proc. Vol."},{"key":"ref_34","doi-asserted-by":"crossref","unstructured":"Harikrishna, B., and Ravi, S. (2013, January 4\u20135). A survey on fault tolerance in FPGAs 2013. Proceedings of the 2013 7th International Conference on Intelligent Systems and Control (ISCO), Coimbatore, India.","DOI":"10.1109\/ISCO.2013.6481160"},{"key":"ref_35","doi-asserted-by":"crossref","unstructured":"Shang, L., Zhou, M., and Hu, Y. (2010, January 15\u201318). A fault-tolerant system-on-programmable-chip based on domain-partition and blind reconfiguration. Proceedings of the 2010 NASA\/ESA Conference on Adaptive Hardware and Systems, Anaheim, CA, USA.","DOI":"10.1109\/AHS.2010.5546245"},{"key":"ref_36","doi-asserted-by":"crossref","unstructured":"Sorin, D. (2009). Fault Tolerant Computer Architecture, Morgan & Claypool Publisher.","DOI":"10.1007\/978-3-031-01723-0"},{"key":"ref_37","unstructured":"Johnson, B.W. (1996). An Introduction to the Design and Analysis of Fault-Tolerant Systems. Fault-Tolerant Computer System Design, Prentice-Hall, Inc."},{"key":"ref_38","first-page":"291","article-title":"A hybrid fault tolerant approach for AES","volume":"15","author":"Zhang","year":"2013","journal-title":"Int. J. Netw. Secur."},{"key":"ref_39","doi-asserted-by":"crossref","first-page":"596","DOI":"10.1049\/iet-cds.2018.5235","article-title":"Practical fault resilient hardware implementations of AES","volume":"13","author":"Sheikhpour","year":"2019","journal-title":"IET Circuits Devices Syst."},{"key":"ref_40","doi-asserted-by":"crossref","unstructured":"Kamal, A.A., and Youssef, A.M. (2009, January 19\u201322). An FPGA implementation of AES with fault analysis countermeasures. Proceedings of the 2009 International Conference on Microelectronics\u2014ICM, Marrakech, Morocco.","DOI":"10.1109\/ICM.2009.5418647"},{"key":"ref_41","doi-asserted-by":"crossref","first-page":"103740","DOI":"10.1016\/j.micpro.2020.103740","article-title":"Reliable advanced encryption standard hardware implementation: 32-bit and 64-bit data-paths","volume":"81","author":"Sheikhpour","year":"2021","journal-title":"Microprocess. Microsyst."},{"key":"ref_42","first-page":"39","article-title":"A Design of a Fast Parallel-Pipelined Implementation of AES: Advanced Encryption Standard","volume":"6","author":"Elkabbany","year":"2014","journal-title":"Int. J. Comput. Sci. Inf. Technol."},{"key":"ref_43","first-page":"287","article-title":"Design and implementation of pipelined and parallel AES encryption systems using FPGA","volume":"20","author":"Nabil","year":"2020","journal-title":"Indones. J. Electr. Eng. Comput. Sci."},{"key":"ref_44","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1016\/S0167-9260(97)00002-3","article-title":"Retiming: Theory and practice","volume":"22","author":"Shenoy","year":"1997","journal-title":"Integration"},{"key":"ref_45","doi-asserted-by":"crossref","unstructured":"Leiserson, C.E., Rose, F.M., and Saxe, J.B. (1983). Optimizing synchronous circuitry by retiming (preliminary version). Third Caltech Conference on Very Large Scale Integration, Springer.","DOI":"10.1007\/978-3-642-95432-0_7"},{"key":"ref_46","doi-asserted-by":"crossref","first-page":"289","DOI":"10.1214\/10-STS330","article-title":"To Explain or to Predict?","volume":"25","author":"Shmueli","year":"2010","journal-title":"Statist. Sci."},{"key":"ref_47","doi-asserted-by":"crossref","unstructured":"Maimon, O., and Rokach, L. (2005). Decision Trees. Data Mining and Knowledge Discovery Handbook, Springer.","DOI":"10.1007\/b107408"},{"key":"ref_48","first-page":"379","article-title":"Hardware implementation of a decision tree classifier for object recognition applications","volume":"61","author":"Fularz","year":"2015","journal-title":"Meas. Autom. Monit."},{"key":"ref_49","doi-asserted-by":"crossref","first-page":"1350032","DOI":"10.1142\/S0218126613500321","article-title":"Hardware Implementation of Decision Tree Ensembles","volume":"22","author":"Struharik","year":"2013","journal-title":"J. Circuits Syst. Comput."},{"key":"ref_50","unstructured":"Cofer, R., and Harding, B.F. (2006). Rapid System Prototyping with FPGAs: Accelerating the Design Process, Elsevier."},{"key":"ref_51","doi-asserted-by":"crossref","first-page":"77","DOI":"10.1147\/rd.461.0077","article-title":"Fault-tolerant design of the IBM pSeries 690 system using POWER4 processor technology","volume":"46","author":"Bossen","year":"2002","journal-title":"IBM J. Res. Dev."},{"key":"ref_52","doi-asserted-by":"crossref","unstructured":"Qasim, S.M., Abbasi, S.A., and Almashary, B. (2009, January 14\u201316). A review of FPGA-based design methodology and optimization techniques for efficient hardware realization of computation intensive algorithms. Proceedings of the 2009 International Multimedia, Signal Processing and Communication Technologies, Aligarh, India.","DOI":"10.1109\/MSPCT.2009.5164238"},{"key":"ref_53","doi-asserted-by":"crossref","unstructured":"Algredo-Badillo, I., Feregrino-Uribe, C., and Cumplido, R. (2006). Design and Implementation of an FPGA-Based 1.452-Gbps Non-pipelined AES Architecture. International Conference on Computational Science and Its Applications, Springer.","DOI":"10.1007\/11751595_49"},{"key":"ref_54","doi-asserted-by":"crossref","unstructured":"Mestiri, H., Benhadjyoussef, N., Machhout, M., and Tourki, R. (2013, January 6\u20138). An FPGA implementation of the AES with fault detection countermeasure. Proceedings of the 2013 International Conference on Control, Decision and Information Technologies (CoDIT), Hammamet, Tunisia.","DOI":"10.1109\/CoDIT.2013.6689555"},{"key":"ref_55","first-page":"402","article-title":"SIT: A Lightweight Encryption Algorithm for Secure Internet of Things","volume":"8","author":"Usman","year":"2017","journal-title":"Int. J. Adv. Comput. Sci. Appl."},{"key":"ref_56","unstructured":"Al-Ramini, L.M. (2018). Implementation of Proposed Lightweight Cryptosystem for Use in Cloud Computing Security. [Ph.D. Thesis, Middle East University]."}],"container-title":["Sensors"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/1424-8220\/21\/16\/5655\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T06:49:21Z","timestamp":1760165361000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/1424-8220\/21\/16\/5655"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,8,22]]},"references-count":56,"journal-issue":{"issue":"16","published-online":{"date-parts":[[2021,8]]}},"alternative-id":["s21165655"],"URL":"https:\/\/doi.org\/10.3390\/s21165655","relation":{},"ISSN":["1424-8220"],"issn-type":[{"type":"electronic","value":"1424-8220"}],"subject":[],"published":{"date-parts":[[2021,8,22]]}}}