{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:29:40Z","timestamp":1781886580516,"version":"3.54.5"},"reference-count":34,"publisher":"MDPI AG","issue":"18","license":[{"start":{"date-parts":[[2021,9,12]],"date-time":"2021-09-12T00:00:00Z","timestamp":1631404800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"MOTIE and KEIT","award":["20012010, Design for Test of Intelligent Processors"],"award-info":[{"award-number":["20012010, Design for Test of Intelligent Processors"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Sensors"],"abstract":"<jats:p>Cryptographic circuits generally are used for applications of wireless sensor networks to ensure security and must be tested in a manufacturing process to guarantee their quality. Therefore, a scan architecture is widely used for testing the circuits in the manufacturing test to improve testability. However, during scan testing, test-power consumption becomes more serious as the number of transistors and the complexity of chips increase. Hence, the scan chain reordering method is widely applied in a low-power architecture because of its ability to achieve high power reduction with a simple architecture. However, achieving a significant power reduction without excessive computational time remains challenging. In this paper, a novel scan correlation-aware scan cluster reordering is proposed to solve this problem. The proposed method uses a new scan correlation-aware clustering in order to place highly correlated scan cells adjacent to each other. The experimental results demonstrate that the proposed method achieves a significant power reduction with a relatively fast computational time compared with previous methods. Therefore, by improving the reliability of cryptography circuits in wireless sensor networks (WSNs) through significant test-power reduction, the proposed method can ensure the security and integrity of information in WSNs.<\/jats:p>","DOI":"10.3390\/s21186111","type":"journal-article","created":{"date-parts":[[2021,9,12]],"date-time":"2021-09-12T21:48:01Z","timestamp":1631483281000},"page":"6111","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["Low-Power Scan Correlation-Aware Scan Cluster Reordering for Wireless Sensor Networks"],"prefix":"10.3390","volume":"21","author":[{"given":"Sangjun","family":"Lee","sequence":"first","affiliation":[{"name":"Electrical and Electronic Engineering Department, Yonsei University, Seoul 03722, Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kyunghwan","family":"Cho","sequence":"additional","affiliation":[{"name":"Electrical and Electronic Engineering Department, Yonsei University, Seoul 03722, Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jihye","family":"Kim","sequence":"additional","affiliation":[{"name":"Electrical and Electronic Engineering Department, Yonsei University, Seoul 03722, Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jongho","family":"Park","sequence":"additional","affiliation":[{"name":"Electrical and Electronic Engineering Department, Yonsei University, Seoul 03722, Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Inhwan","family":"Lee","sequence":"additional","affiliation":[{"name":"Electrical and Electronic Engineering Department, Yonsei University, Seoul 03722, Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7093-2095","authenticated-orcid":false,"given":"Sungho","family":"Kang","sequence":"additional","affiliation":[{"name":"Electrical and Electronic Engineering Department, Yonsei University, Seoul 03722, Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"1968","published-online":{"date-parts":[[2021,9,12]]},"reference":[{"key":"ref_1","doi-asserted-by":"crossref","unstructured":"Karakaya, A., and Akleylek, S. (2018, January 22\u201325). A survey on security threats and authentication approaches in wireless sensor networks. Proceedings of the 6th International Symposium on Digital Forensic and Security (ISDFS), Antalya, Turkey.","DOI":"10.1109\/ISDFS.2018.8355381"},{"key":"ref_2","doi-asserted-by":"crossref","first-page":"2205","DOI":"10.1109\/JIOT.2018.2883403","article-title":"Data collection for security measurement in wireless sensor networks: A survey","volume":"6","author":"Xie","year":"2018","journal-title":"IEEE Internet Things J."},{"key":"ref_3","first-page":"711","article-title":"An asynchronous clustering and mobile data gathering schema based on timer mechanism in wireless sensor networks","volume":"58","author":"Wang","year":"2019","journal-title":"Comput. Mater. Contin."},{"key":"ref_4","first-page":"541","article-title":"Reversible natural language watermarking using synonym substitution and arithmetic coding","volume":"55","author":"Hao","year":"2018","journal-title":"Comput. Mater. Contin."},{"key":"ref_5","doi-asserted-by":"crossref","first-page":"1865","DOI":"10.1002\/sec.1026","article-title":"Trust dynamic task allocation algorithm with Nash equilibrium for heterogeneous wireless sensor network","volume":"8","author":"Guo","year":"2015","journal-title":"Secur. Commun. Netw."},{"key":"ref_6","doi-asserted-by":"crossref","unstructured":"Cinque, M., Cotroneo, D., Di Martino, C., Russo, S., and Testa, A. (2009, January 23\u201329). Avr-inject: A tool for injecting faults in wireless sensor nodes. Proceedings of the IEEE International Symposium on Parallel and Distributed Processing, Rome, Italy.","DOI":"10.1109\/IPDPS.2009.5160907"},{"key":"ref_7","doi-asserted-by":"crossref","unstructured":"Wang, W., Deng, Z., and Wang, J. (2019). Enhancing sensor network security with improved internal hardware design. Sensors, 19.","DOI":"10.3390\/s19081752"},{"key":"ref_8","doi-asserted-by":"crossref","unstructured":"Lim, H., Cheong, M., and Kang, S. (2020). Scan-chain-fault diagnosis using regressions in cryptographic chips for wireless sensor networks. Sensors, 20.","DOI":"10.3390\/s20174771"},{"key":"ref_9","unstructured":"Shi, C., and Kapur, R. (2020, September 07). How Power-Aware Test Improves Reliability and Yield. EE Times. EDA News Online. Available online: http:\/\/www.eetimes.com\/document.asp?doc_id=1217891."},{"key":"ref_10","unstructured":"Sankaralingam, R., Oruganti, R.R., and Touba, N.A. (May, January 30). Static compaction techniques to control scan vector power dissipation. Proceedings of the 18th IEEE VLSI Test Symposium, Montreal, QC, Canada."},{"key":"ref_11","doi-asserted-by":"crossref","first-page":"1081","DOI":"10.1109\/TVLSI.2009.2019980","article-title":"X-filling for simultaneous shift and capture-power reduction in at-speed scan-based testing","volume":"18","author":"Li","year":"2009","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"ref_12","doi-asserted-by":"crossref","unstructured":"Devanathan, V.R., Ravikumar, C.P., and Kamakoti, V. (2007, January 6\u201310). Glitch-aware pattern generation and optimization framework for power-safe scan test. Proceedings of the 25th IEEE VLSI Test Symposium, Berkeley, CA, USA.","DOI":"10.1109\/VTS.2007.34"},{"key":"ref_13","doi-asserted-by":"crossref","unstructured":"Bosio, A., DiLillo, L., Girard, P., Todri, A., Virazel, A., Miyase, K., and Wen, X. (2011, January 20\u201323). Power-aware test pattern generation for at-speed LOS testing. Proceedings of the IEEE 2011 Asian Test Symposium, New Delhi, India.","DOI":"10.1109\/ATS.2011.50"},{"key":"ref_14","unstructured":"Girard, P., Guiller, L., Landrault, C., and Pravossoudovitch, S. (1999, January 4\u20136). A test vector ordering technique for switching activity reduction during test operation. Proceedings of the IEEE Ninth Great Lakes Symposium on VLSI, Ypsilanti, MI, USA."},{"key":"ref_15","doi-asserted-by":"crossref","first-page":"102937","DOI":"10.1016\/j.micpro.2019.102937","article-title":"Power transition X filling based selective Huffman encoding technique for test-data compression and Scan Power Reduction for SOCs","volume":"72","author":"Sivanandam","year":"2010","journal-title":"Microprocess. Microsyst."},{"key":"ref_16","unstructured":"Chiu, M.H., and Li, J.M. (2005, January 1\u20135). Jump scan: A DFT technique for low power testing. Proceedings of the 23rd IEEE VLSI Test Symposium (VTS\u201905), Palm Springs, CA, USA."},{"key":"ref_17","unstructured":"Bonhomme, Y., Girard, P., Guiller, L., Landrault, C., and Pravossoudovitch, S. (2001, January 19\u201321). A gated clock scheme for low power scan testing of logic ICs or embedded cores. Proceedings of the IEEE 10th Asian Test Symposium, Kyoto, Japan."},{"key":"ref_18","doi-asserted-by":"crossref","first-page":"1142","DOI":"10.1109\/TCAD.2004.829797","article-title":"Scan architecture with mutually exclusive scan segment activation for shift- and capture-power reduction","volume":"23","author":"Rosinger","year":"2004","journal-title":"IEEE Trans. Comput. Des. Integr. Circuits Syst."},{"key":"ref_19","doi-asserted-by":"crossref","unstructured":"Zhang, J., Zhang, T., and Zuo, Q. (2007, January 26\u201328). Multi-phase clock scan technique for low test power. Proceedings of the IEEE International Symposium on High Density packaging and Microsystem Integration, Shanghai, China.","DOI":"10.1109\/HDP.2007.4283629"},{"key":"ref_20","unstructured":"Lee, J., and Touba, N.A. (2005, January 3\u20135). Low power BIST based on scan partitioning. Proceedings of the 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems DFT\u201905, Monterey, CA, USA."},{"key":"ref_21","doi-asserted-by":"crossref","unstructured":"Cao, X., Jiao, H., and Marinissen, E.J. (2021). A bypassable scan flip-flop for low power testing with data retention capability. Trans. Circuits Syst. II Express Briefs.","DOI":"10.1109\/TCSII.2021.3096885"},{"key":"ref_22","doi-asserted-by":"crossref","first-page":"329","DOI":"10.1007\/s10836-014-5453-9","article-title":"Low-power scan testing: A scan chain partitioning and scan hold based technique","volume":"30","author":"Arvaniti","year":"2014","journal-title":"J. Electron. Test."},{"key":"ref_23","doi-asserted-by":"crossref","unstructured":"Cui, A., Yu, T., Qu, G., and Li, M. (2015, January 24\u201327). An improved scan design for minimization of test power under routing constraint. Proceedings of the 2015 IEEE International Symposium on Circuits and Systems (ISCAS), Lisbon, Portugal.","DOI":"10.1109\/ISCAS.2015.7168712"},{"key":"ref_24","doi-asserted-by":"crossref","first-page":"391","DOI":"10.1109\/JETCAS.2018.2833846","article-title":"A statistic-based scan chain reordering for energy-quality scalable scan test","volume":"8","author":"Seo","year":"2018","journal-title":"IEEE J. Emerg. Sel. Top. Circuits Syst."},{"key":"ref_25","doi-asserted-by":"crossref","unstructured":"Huang, X.L., and Huang, J.L. (2006, January 24\u201327). A routability constrained scan chain ordering technique for test power reduction. Proceedings of the IEEE Asia and South Pacific Conference on Design Automation, Yokohama, Japan.","DOI":"10.1145\/1118299.1118453"},{"key":"ref_26","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1870109.1870119","article-title":"Scan-cell reordering for minimizing scan-shift power based on nonspecified test cubes","volume":"16","author":"Wu","year":"2010","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"key":"ref_27","doi-asserted-by":"crossref","unstructured":"Seo, S., Lee, Y., Lim, H., Lee, J., Yoo, H., Kim, Y., and Kang, S. (2015, January 22\u201325). Scan chain reordering-aware X-filling and stitching for scan shift power reduction. Proceedings of the 2015 IEEE 24th Asian Test Symposium (ATS), Mumbai, India.","DOI":"10.1109\/ATS.2015.8"},{"key":"ref_28","doi-asserted-by":"crossref","first-page":"3227","DOI":"10.1109\/TVLSI.2017.2735864","article-title":"LoCCo-based scan chain stitching for low-power DFT","volume":"25","author":"Pathak","year":"2017","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"ref_29","doi-asserted-by":"crossref","unstructured":"Cho, K., Kim, J., Oh, H., Lee, S., and Kang, S. (2019, January 6\u20139). A new scan chain reordering method for low power consumption based on care bit density. Proceedings of the IEEE 2019 International SoC Design Conference (ISOCC), Jeju, Korea.","DOI":"10.1109\/ISOCC47750.2019.9078527"},{"key":"ref_30","doi-asserted-by":"crossref","first-page":"390","DOI":"10.5573\/JSTS.2020.20.4.390","article-title":"Efficient low-power scan test method based on exclusive scan and scan chain reordering","volume":"20","author":"Kim","year":"2020","journal-title":"J. Semicond. Technol. Sci."},{"key":"ref_31","first-page":"3432","article-title":"A new logic topology-based scan chain stitching for test-power reduction","volume":"67","author":"Lee","year":"2020","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"ref_32","doi-asserted-by":"crossref","first-page":"373","DOI":"10.1093\/comjnl\/9.4.373","article-title":"A general theory of classificatory sorting strategies: 1. Hierarchical systems","volume":"9","author":"Lance","year":"1967","journal-title":"Comput. J."},{"key":"ref_33","doi-asserted-by":"crossref","unstructured":"Chandra, A., and Kapur, R. (May, January 27). Bounded adjacent fill for low capture power scan testing. Proceedings of the 26th IEEE VLSI Test Symposium (vts 2008), San Diego, CA, USA.","DOI":"10.1109\/VTS.2008.47"},{"key":"ref_34","doi-asserted-by":"crossref","first-page":"294","DOI":"10.1109\/MDT.2006.105","article-title":"Survey of test vector compression techniques","volume":"23","author":"Touba","year":"2006","journal-title":"IEEE Des. Test Comput."}],"container-title":["Sensors"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/1424-8220\/21\/18\/6111\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T07:01:15Z","timestamp":1760166075000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/1424-8220\/21\/18\/6111"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9,12]]},"references-count":34,"journal-issue":{"issue":"18","published-online":{"date-parts":[[2021,9]]}},"alternative-id":["s21186111"],"URL":"https:\/\/doi.org\/10.3390\/s21186111","relation":{},"ISSN":["1424-8220"],"issn-type":[{"value":"1424-8220","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,9,12]]}}}