{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T05:19:42Z","timestamp":1769750382757,"version":"3.49.0"},"reference-count":27,"publisher":"MDPI AG","issue":"18","license":[{"start":{"date-parts":[[2021,9,18]],"date-time":"2021-09-18T00:00:00Z","timestamp":1631923200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61961014"],"award-info":[{"award-number":["61961014"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Hainan Provincial Natural Science Foundation of China","award":["620RC556"],"award-info":[{"award-number":["620RC556"]}]},{"DOI":"10.13039\/501100005693","name":"Hainan University","doi-asserted-by":"publisher","award":["Hainan University project funding KYQD (ZR )1974"],"award-info":[{"award-number":["Hainan University project funding KYQD (ZR )1974"]}],"id":[{"id":"10.13039\/501100005693","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Sensors"],"abstract":"<jats:p>In order to meet the low latency and high throughput requirements of data transmission in 5th generation (5G) New Radio (NR), it is necessary to minimize the low power encoding hardware latency on transmitter and achieve lower base station power consumption within a fixed transmission time interval (TTI). This paper investigates parallel design and implementation of 5G quasi-cyclic low-density parity-check (QC-LDPC) codes encoder. The designed QC-LDPC encoder employs a multi-channel parallel structure to obtain multiple parity check bits and thus reduce encoding latency significantly. The proposed encoder maps high parallelism encoding algorithms to a configurable circuit architecture, achieving flexibility and support for all 5G NR code length and code rate. The experimental results show that under the 800 MHz system frequency, the achieved data throughput ranges from 62 to 257.9 Gbps, and the maximum code length encoding time under base graph 1 (BG1) is only 33.75 ns, which is the critical encoding time of our proposed encoder. Finally, our proposed encoder was synthesized on SMIC 28 nm CMOS technology; the result confirmed the effectiveness and feasibility of our design.<\/jats:p>","DOI":"10.3390\/s21186266","type":"journal-article","created":{"date-parts":[[2021,9,21]],"date-time":"2021-09-21T22:35:20Z","timestamp":1632263720000},"page":"6266","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["Low-Latency QC-LDPC Encoder Design for 5G NR"],"prefix":"10.3390","volume":"21","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2675-978X","authenticated-orcid":false,"given":"Yunke","family":"Tian","sequence":"first","affiliation":[{"name":"State Key Laboratory of Marine Resource Utilization in South China Sea, School of Information and Communication Engineering, Hainan University, Haikou 570228, China"}]},{"given":"Yong","family":"Bai","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Marine Resource Utilization in South China Sea, School of Information and Communication Engineering, Hainan University, Haikou 570228, China"}]},{"given":"Dake","family":"Liu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Marine Resource Utilization in South China Sea, School of Information and Communication Engineering, Hainan University, Haikou 570228, China"}]}],"member":"1968","published-online":{"date-parts":[[2021,9,18]]},"reference":[{"key":"ref_1","unstructured":"Multiplexing and Channel Coding (2018, January 03). Document TS 38.212 V15.0.0, 3GPP. Available online: https:\/\/www.3gpp.org\/ftp\/Specs\/archive\/38_series\/38.212\/."},{"key":"ref_2","doi-asserted-by":"crossref","first-page":"185373","DOI":"10.1109\/ACCESS.2019.2960839","article-title":"A high throughput implementation of QC-LDPC codes for 5G NR","volume":"7","author":"Wu","year":"2019","journal-title":"IEEE Access"},{"key":"ref_3","doi-asserted-by":"crossref","first-page":"800","DOI":"10.1109\/LWC.2018.2825988","article-title":"Low-rate PBRL-LDPC codes for URLLC in 5G","volume":"7","author":"Wu","year":"2018","journal-title":"IEEE Wirel. Commun. Lett."},{"key":"ref_4","doi-asserted-by":"crossref","unstructured":"Li, L., Xu, J., Xu, J., and Hu, L. (2020, January 15\u201319). LDPC design for 5G NR URLLC & mMTC. Proceedings of the 2020 International Wireless Communications and Mobile Computing (IWCMC), Limassol, Cyprus.","DOI":"10.1109\/IWCMC48107.2020.9148187"},{"key":"ref_5","doi-asserted-by":"crossref","first-page":"72002","DOI":"10.1109\/ACCESS.2018.2880997","article-title":"Generalized LDPC codes for ultra reliable low latency communication in 5G and beyond","volume":"6","author":"Liu","year":"2018","journal-title":"IEEE Access"},{"key":"ref_6","doi-asserted-by":"crossref","first-page":"638","DOI":"10.1109\/18.910579","article-title":"Efficient encoding of low-density parity-check codes","volume":"47","author":"Richardson","year":"2001","journal-title":"IEEE Trans. Inf. Theory"},{"key":"ref_7","unstructured":"Lee, D.U., Luk, W., Wang, C., and Jones, C.T. (2004, January 20\u201323). A flexible hardware encoder for low-density parity-check codes. Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, Napa, CA, USA."},{"key":"ref_8","doi-asserted-by":"crossref","unstructured":"Yao, X., Li, L., Liu, J., and Li, Q. (2021, January 23\u201326). A Low Complexity Parallel QC-LDPC Encoder. Proceedings of the 2021 IEEE MTT-S International Wireless Symposium (IWS), Nanjing, China.","DOI":"10.1109\/IWS52775.2021.9499562"},{"key":"ref_9","doi-asserted-by":"crossref","first-page":"1118","DOI":"10.1109\/TVLSI.2020.2975050","article-title":"Efficient architectures for multigigabit CCSDS LDPC encoders","volume":"28","author":"Theodoropoulos","year":"2020","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref_10","doi-asserted-by":"crossref","first-page":"250","DOI":"10.1049\/cje.2017.01.006","article-title":"Efficient multi-rate encoder of QC-LDPC codes based on FPGA for WIMAX standard","volume":"26","author":"Wang","year":"2017","journal-title":"Chin. J. Electron."},{"key":"ref_11","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1109\/TVLSI.2020.3034046","article-title":"A multirate fully parallel LDPC encoder for the IEEE 802.11 n\/ac\/ax QC-LDPC codes based on reduced complexity XOR trees","volume":"29","author":"Mahdi","year":"2020","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref_12","doi-asserted-by":"crossref","unstructured":"Goriushkin, R., Nikishkin, P., Ovinnikov, A., Likhobabin, E., and Vityazev, V. (2020, January 7\u20139). FPGA Implementation of LDPC Encoder Architecture for Wireless Communication Standards. Proceedings of the 2020 9th International Conference on Modern Circuits and Systems Technologies (MOCAST), Bremen, Germany.","DOI":"10.1109\/MOCAST49295.2020.9200293"},{"key":"ref_13","doi-asserted-by":"crossref","unstructured":"Wang, R., Chen, W., and Han, C. (2021). Low-complexity encoder implementation for LDPC codes in CCSDS standard. IEICE Electron. Express, 20210128.","DOI":"10.1587\/elex.18.20210128"},{"key":"ref_14","doi-asserted-by":"crossref","first-page":"28","DOI":"10.1109\/MCOM.2018.1700839","article-title":"Design of low-density parity check codes for 5G new radio","volume":"56","author":"Richardson","year":"2018","journal-title":"IEEE Commun. Mag."},{"key":"ref_15","unstructured":"Study on New Radio Access Technology Physical Layer Aspects (2017, September 26). Document TR 38.802 V14.2.0, 3GPP. Available online: https:\/\/www.3gpp.org\/ftp\/Specs\/archive\/38_series\/38.802\/."},{"key":"ref_16","first-page":"1","article-title":"5G new radio prototype implementation based on SDR","volume":"12","author":"Hosni","year":"2019","journal-title":"Commun. Netw."},{"key":"ref_17","unstructured":"(2021, April 19). 3GPP Compliant LDPC Encoding\/Decoding Chain Hardware IP Core Product Brief. Available online: https:\/\/www.accelercomm.com\/xilinx-ldpc#resources."},{"key":"ref_18","unstructured":"(2021, March 29). 5G LDPC Intel FPGA IP User Guide, Updated for: Intel Quartus Prime Design Suite 21.1. Available online: https:\/\/www.intel.sg\/content\/www\/xa\/en\/programmable\/documentation\/ond1481066696968.html?countrylabel=Asia%20Pacific."},{"key":"ref_19","doi-asserted-by":"crossref","unstructured":"Nguyen, T.T.B., Nguyen Tan, T., and Lee, H. (2019). Efficient QC-LDPC encoder for 5G new radio. Electronics, 8.","DOI":"10.3390\/electronics8060668"},{"key":"ref_20","doi-asserted-by":"crossref","unstructured":"Liao, S., Zhan, Y., and Shi, Z. (2021, January 7\u201310). A High Throughput and Flexible Rate 5G NR LDPC Encoder on a Single GPU. Proceedings of the 2021 23rd International Conference on Advanced Communication Technology (ICACT), PyeongChang, Korea.","DOI":"10.23919\/ICACT51234.2021.9370366"},{"key":"ref_21","doi-asserted-by":"crossref","unstructured":"Zhu, Y., Xing, Z., Li, Z., Zhang, Y., and Hu, Y. (2021). High Area-Efficient Parallel Encoder with Compatible Architecture for 5G LDPC Codes. Symmetry, 13.","DOI":"10.3390\/sym13040700"},{"key":"ref_22","doi-asserted-by":"crossref","unstructured":"Petrovi\u0107, V.L., El Mezeni, D.M., and Rado\u0161evi\u0107, A. (2021). Flexible 5G New Radio LDPC Encoder Optimized for High Hardware Usage Efficiency. Electronics, 10.","DOI":"10.3390\/electronics10091106"},{"key":"ref_23","doi-asserted-by":"crossref","first-page":"47","DOI":"10.1109\/CC.2017.7927576","article-title":"Energy estimation and optimization platform for 4G and the future base station system early-stage design","volume":"14","author":"Wang","year":"2017","journal-title":"China Commun."},{"key":"ref_24","doi-asserted-by":"crossref","unstructured":"Huo, Y., Li, X., Wang, W., and Liu, D. (2015, January 22\u201324). High performance table-based architecture for parallel CRC calculation. Proceedings of the The 21st IEEE International Workshop on Local and Metropolitan Area Networks, Beijing, China.","DOI":"10.1109\/LANMAN.2015.7114717"},{"key":"ref_25","doi-asserted-by":"crossref","first-page":"2309","DOI":"10.1109\/COMST.2019.2893851","article-title":"Survey of turbo, LDPC, and polar decoder ASIC implementations","volume":"21","author":"Shao","year":"2019","journal-title":"IEEE Commun. Surv. Tutorials"},{"key":"ref_26","doi-asserted-by":"crossref","first-page":"1342","DOI":"10.1109\/TVLSI.2016.2630055","article-title":"Low-complexity transformed encoder architectures for quasi-cyclic nonbinary LDPC codes over subfields","volume":"25","author":"Zhang","year":"2017","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref_27","doi-asserted-by":"crossref","unstructured":"Talati, N., Wang, Z., and Kvatinsky, S. (2017, January 28\u201331). Rate-compatible and high-throughput architecture designs for encoding LDPC codes. Proceedings of the 2017 IEEE International Symposium on Circuits and Systems (ISCAS), Baltimore, MD, USA.","DOI":"10.1109\/ISCAS.2017.8050836"}],"container-title":["Sensors"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/1424-8220\/21\/18\/6266\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T07:01:52Z","timestamp":1760166112000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/1424-8220\/21\/18\/6266"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9,18]]},"references-count":27,"journal-issue":{"issue":"18","published-online":{"date-parts":[[2021,9]]}},"alternative-id":["s21186266"],"URL":"https:\/\/doi.org\/10.3390\/s21186266","relation":{},"ISSN":["1424-8220"],"issn-type":[{"value":"1424-8220","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,9,18]]}}}