{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T16:34:18Z","timestamp":1775666058169,"version":"3.50.1"},"reference-count":29,"publisher":"MDPI AG","issue":"7","license":[{"start":{"date-parts":[[2022,3,23]],"date-time":"2022-03-23T00:00:00Z","timestamp":1647993600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"the National Key R&amp;D Program of China","award":["2019YFB2204200"],"award-info":[{"award-number":["2019YFB2204200"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Sensors"],"abstract":"<jats:p>Division is generally regarded as a low-frequency, high-latency operation in integer operations. Division is also the operation that stalls the processor pipeline most frequently. In order to improve the overall performance of embedded processors, a low-delay divider for embedded processors was designed. Based on the non-restoring algorithm, the divider uses a compound adder to execute addition and subtraction simultaneously and reduces the iteration path delay. By shifting the operands to align the most effective bits, the divider dynamically adjusts the number of iteration cycles to reduce the average number of cycles in the division process. The divider design was simulated by Modelsim and implemented on a FPGA board for verification. Synthesized in a Semiconductor Manufacturing International Corporation (SMIC) 65 nm Low Leakage process, the achieved frequency of the design was up to 500 MHz and the area cost was 5670.36 \u03bcm2. Compared with other dividers, the proposed divider design can reduce the delay of single iteration by up to 45.3%, save the average number of iteration cycles by 20\u201350%, and save the area by 23.3\u201386.1%. Compared with other dividers implemented on FPGA, it saves LUTs by 36.47\u201359.6% and FFs by 67\u201384.28%, runs 2\u20136.36 times faster. Therefore, the proposed design is suitable for embedded processors that require low power consumption, low resource consumption, and high performance.<\/jats:p>","DOI":"10.3390\/s22072471","type":"journal-article","created":{"date-parts":[[2022,3,23]],"date-time":"2022-03-23T22:08:06Z","timestamp":1648073286000},"page":"2471","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["A Low-Latency Divider Design for Embedded Processors"],"prefix":"10.3390","volume":"22","author":[{"given":"Xiaotong","family":"Wei","sequence":"first","affiliation":[{"name":"New Technology Development Department, Institute of Microelectronics of the Chinese Academy of Sciences, Beijing 100029, China"},{"name":"University of Chinese Academy of Sciences, Beijing 100029, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ying","family":"Yang","sequence":"additional","affiliation":[{"name":"New Technology Development Department, Institute of Microelectronics of the Chinese Academy of Sciences, Beijing 100029, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jie","family":"Chen","sequence":"additional","affiliation":[{"name":"New Technology Development Department, Institute of Microelectronics of the Chinese Academy of Sciences, Beijing 100029, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"1968","published-online":{"date-parts":[[2022,3,23]]},"reference":[{"key":"ref_1","doi-asserted-by":"crossref","unstructured":"Tyanev, D., and Petkova, Y. (2018, January 13\u201314). Hardware Divider. Proceedings of the 19th International Conference on Computer Systems and Technologies, Ruse, Bulgaria.","DOI":"10.1145\/3274005.3274009"},{"key":"ref_2","doi-asserted-by":"crossref","first-page":"154","DOI":"10.1109\/12.565590","article-title":"Design Issues in Division and Other Floating-Point Operations","volume":"46","author":"Oberman","year":"1997","journal-title":"IEEE Trans. Comput."},{"key":"ref_3","doi-asserted-by":"crossref","unstructured":"Hu, J., and Zhang, G.-B. (2010, January 25\u201327). High-Performance Embedded Processor Technology. Proceedings of the 2010 International Conference on Computer Design and Applications, Qinhuangdao, China.","DOI":"10.1109\/ICCDA.2010.5541076"},{"key":"ref_4","doi-asserted-by":"crossref","unstructured":"Li, Y., and Chu, W. (2016, January 6\u20138). On The Improved Implementations and Performance Evaluation of Digit-By-Digit Integer Restoring and Non-Restoring Cube Root Algorithms. Proceedings of the 2016 International Conference on Computer, Information and Telecommunication Systems (CITS), Kunming, China.","DOI":"10.1109\/CITS.2016.7546386"},{"key":"ref_5","doi-asserted-by":"crossref","unstructured":"Aggarwal, N., Asooja, K., Verma, S.S., and Negi, S. (2009, January 8\u201311). An Improvement in the Restoring Division Algorithm (Needy Restoring Division Algorithm). Proceedings of the 2009 2nd IEEE International Conference on Computer Science and Information Technology, Beijing, China.","DOI":"10.1109\/ICCSIT.2009.5234956"},{"key":"ref_6","doi-asserted-by":"crossref","unstructured":"Nair, P., Kudithipudi, D., and John, E. (2006, January 7\u20139). Design and Implementation of a CMOS Non-Restoring Divider. Proceedings of the 2006 IEEE Region 5 Conference, San Antonio, TX, USA.","DOI":"10.1109\/TPSD.2006.5507427"},{"key":"ref_7","doi-asserted-by":"crossref","unstructured":"Zhang, W., Zhang, F., Zhang, J., Zhang, J., and Zhang, J. (2018, January 28\u201330). Study on System Recognition Method for Newton-Raphson Iterations. Proceedings of the 2018 International Computers, Signals and Systems Conference (ICOMSSC), Dalian, China.","DOI":"10.1109\/ICOMSSC45026.2018.8941745"},{"key":"ref_8","doi-asserted-by":"crossref","unstructured":"Rao, D.N., Charan, G.S., Sairam, D.V.V., and S., K. (2021, January 19\u201320). Posit Number Division Using Newton-Raphson Method. Proceedings of the 2021 International Conference on Advances in Electrical, Computing, Communication and Sustainable Technologies (ICAECT), Bhilai, India.","DOI":"10.1109\/ICAECT49130.2021.9392582"},{"key":"ref_9","doi-asserted-by":"crossref","unstructured":"Yang, P., Zha, D., and Jin, X. (2018, January 11\u201314). A Pipelined Division for Fixed Operation using User-Defined Floating Point. Proceedings of the 2018 20th International Conference on Advanced Communication Technology (ICACT), Chuncheon, Korea.","DOI":"10.23919\/ICACT.2018.8323861"},{"key":"ref_10","doi-asserted-by":"crossref","unstructured":"Rudagi, J., and Subbaraman, S. (2017, January 23\u201324). Comparative Analysis of Radix-2, Radix-4, Radix-8 CORDIC processors. Proceedings of the 2017 International Conference on Inventive Computing and Informatics (ICICI), Coimbatore, India.","DOI":"10.1109\/ICICI.2017.8365377"},{"key":"ref_11","doi-asserted-by":"crossref","first-page":"1588","DOI":"10.1109\/TVLSI.2015.2445855","article-title":"Concept, Design, and Implementation of Reconfigurable CORDIC","volume":"24","author":"Aggarwal","year":"2015","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref_12","doi-asserted-by":"crossref","unstructured":"Chandrakanth, Y., and Kumar, M.P. (2011, January 21\u201322). Low Latency & High Precision CORDIC Architecture Using Improved Parallel Angle Recoding. Proceedings of the 2011 International Conference on Signal Processing, Communication, Computing and Networking Technologies, Thuckalay, India.","DOI":"10.1109\/ICSCCN.2011.6024602"},{"key":"ref_13","doi-asserted-by":"crossref","unstructured":"Bhoyar, R., Palsodkar, P., and Kakde, S. (2015, January 2\u20134). Design and Implementation of Goldschmidts Algorithm for Floating Point Division and Square Root. Proceedings of the 2015 International Conference on Communications and Signal Processing (ICCSP), Melmaruvathur, India.","DOI":"10.1109\/ICCSP.2015.7322785"},{"key":"ref_14","doi-asserted-by":"crossref","unstructured":"Singh, N., and Sasamal, T.N. (2016, January 6\u20138). Design and Synthesis of Goldschmidt Algorithm Based Floating Point Divider on FPGA. Proceedings of the 2016 International Conference on Communication and Signal Processing (ICCSP), Melmaruvathur, India.","DOI":"10.1109\/ICCSP.2016.7754360"},{"key":"ref_15","doi-asserted-by":"crossref","first-page":"2620","DOI":"10.1109\/TC.2013.134","article-title":"Design of Goldschmidt Dividers with Quantum-Dot Cellular Automata","volume":"63","author":"Kong","year":"2013","journal-title":"IEEE Trans. Comput."},{"key":"ref_16","doi-asserted-by":"crossref","unstructured":"Paim, G., Marques, P., Costa, E., Almeida, S., and Bampi, S. (2017, January 5\u20138). Improved Goldschmidt Algorithm for Fast and Energy-Efficient Fixed-Point Divider. Proceedings of the 2017 24th IEEE International Conference on Electronics, Circuits and Systems (ICECS), Batumi, Georgia.","DOI":"10.1109\/ICECS.2017.8292070"},{"key":"ref_17","doi-asserted-by":"crossref","unstructured":"Raveendran, A., Jean, S., Mervin, J., Vivian, D., and Selvakumar, D. (2020, January 4\u20138). A Novel Parametrized Fused Division and Square-Root POSIT Arithmetic Architecture. Proceedings of the 33rd International Conference on VLSI Design, Bangalore, India.","DOI":"10.1109\/VLSID49098.2020.00053"},{"key":"ref_18","doi-asserted-by":"crossref","unstructured":"Khosropour, A., Aghababa, H., and Forouzandeh, B. (2011, January 11\u201313). Quantum Division Circuit Based on Restoring Division Algorithm. Proceedings of the Eighth International Conference on Information Technology: New Generations, Las Vegas, NV, USA.","DOI":"10.1109\/ITNG.2011.177"},{"key":"ref_19","unstructured":"Bailey, D.G. (2006, January 13\u201314). Space Efficient Division on FPGAs. Proceedings of the Electronics New Zealand Conference, Hamilton, New Zealand."},{"key":"ref_20","unstructured":"Alahdab, S., M\u00e4ntyniemi, A., and Kostamovaara, J. (2013, January 4\u20137). Improved Non-Restoring Division Algorithm with Dual Path Calculation. Proceedings of the 2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS), Columbus, OH, USA."},{"key":"ref_21","doi-asserted-by":"crossref","unstructured":"Sutter, G., Bioul, G., and Deschamps, J.-P. (2004). Comparative Study of SRT-Dividers in FPGA, Springer.","DOI":"10.1007\/978-3-540-30117-2_23"},{"key":"ref_22","doi-asserted-by":"crossref","unstructured":"Isenkul, M.E. (2016, January 16\u201319). A Comparative Performance Analysis for The Computer Arithmetic Based Fast Division Algorithms. Proceedings of the 2016 24th Signal Processing and Communication Application Conference (SIU), Zonguldak, Turkey.","DOI":"10.1109\/SIU.2016.7495819"},{"key":"ref_23","doi-asserted-by":"crossref","unstructured":"Niwal, L.S., and Hajare, S.P. (2015, January 2\u20134). Design of Radix 4 Divider Circuit Using SRT Algorithm. Proceedings of the 2015 International Conference on Communications and Signal Processing (ICCSP), Melmaruvathur, India.","DOI":"10.1109\/ICCSP.2015.7322674"},{"key":"ref_24","doi-asserted-by":"crossref","unstructured":"Mehta, B., Talukdar, J., and Gajjar, S. (2017, January 1\u20132). High Speed SRT Divider for Intelligent Embedded System. Proceedings of the 2017 International Conference on Soft Computing and its Engineering Applications (icSoftComp), Changa, India.","DOI":"10.1109\/ICSOFTCOMP.2017.8280077"},{"key":"ref_25","doi-asserted-by":"crossref","unstructured":"Patankar, U.S., Flores, M.E., and Koel, A. (2020, January 25\u201328). Division Algorithms\u2014from Past to Present Chance to Improve Area Time and Complexity for Digital Applications. Proceedings of the 2020 IEEE Latin America Electron Devices Conference (LAEDC), San Jose, Costa Rica.","DOI":"10.1109\/LAEDC49063.2020.9073050"},{"key":"ref_26","doi-asserted-by":"crossref","first-page":"833","DOI":"10.1109\/12.609274","article-title":"Division Algorithms and Implementations","volume":"46","author":"Oberman","year":"1997","journal-title":"IEEE Trans. Comput."},{"key":"ref_27","doi-asserted-by":"crossref","first-page":"23035","DOI":"10.1109\/ACCESS.2021.3055735","article-title":"Review of Basic Classes of Dividers Based on Division Algorithm","volume":"9","author":"Patankar","year":"2021","journal-title":"IEEE Access"},{"key":"ref_28","doi-asserted-by":"crossref","unstructured":"Jun, K., and Swartzlander, E.E. (2012, January 4\u20137). Modified Non-Restoring Division Algorithm with Improved Delay Profile and Error Correction. Proceedings of the 2012 Conference Record of the Forty Sixth Asilomar Conference on Signals, Systems and Computers (ASILOMAR), Pacific Grove, CA, USA.","DOI":"10.1109\/ACSSC.2012.6489269"},{"key":"ref_29","doi-asserted-by":"crossref","unstructured":"Stine, J.E., and Hill, K. (2020, January 9\u201312). An Efficient Implementation of Radix-4 Integer Division Using Scaling. Proceedings of the 2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS), Springfield, MA, USA.","DOI":"10.1109\/MWSCAS48704.2020.9184631"}],"container-title":["Sensors"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/1424-8220\/22\/7\/2471\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,10]],"date-time":"2025-10-10T22:41:40Z","timestamp":1760136100000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/1424-8220\/22\/7\/2471"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,3,23]]},"references-count":29,"journal-issue":{"issue":"7","published-online":{"date-parts":[[2022,4]]}},"alternative-id":["s22072471"],"URL":"https:\/\/doi.org\/10.3390\/s22072471","relation":{},"ISSN":["1424-8220"],"issn-type":[{"value":"1424-8220","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,3,23]]}}}