{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,21]],"date-time":"2026-07-21T15:00:42Z","timestamp":1784646042682,"version":"3.55.0"},"reference-count":21,"publisher":"MDPI AG","issue":"9","license":[{"start":{"date-parts":[[2022,5,5]],"date-time":"2022-05-05T00:00:00Z","timestamp":1651708800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"National Key Research and Development Program of China","award":["2021YFB2900800"],"award-info":[{"award-number":["2021YFB2900800"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Sensors"],"abstract":"<jats:p>A high-throughput layered decoder for quasi-cyclic (QC) low-density parity-check (LDPC) codes is required for communication systems. The preferred way to improve the throughput is to insert pipeline stages and increase the operating frequency, which suffers from pipeline conflicts at the same time. A priority-based layered schedule is proposed to keep the updates of log-likelihood ratios (LLRs) as frequent as possible when pipeline conflicts happen. To reduce pipeline conflicts, we also propose double update queues for layered decoders. The proposed double update queues improve the percentage of updated LLRs per iteration. Benefitting from these, the performance loss of the proposed decoder for the fifth generation (5G) new radio (NR) is reduced from 0.6 dB to 0.2 dB using the same quantization compared with the state-of-the-art work. As a result, the throughput of the proposed decoder improved up to 2.85 times when the signal-to-noise ratio (SNR) was equal to 5.9 dB.<\/jats:p>","DOI":"10.3390\/s22093508","type":"journal-article","created":{"date-parts":[[2022,5,6]],"date-time":"2022-05-06T02:46:39Z","timestamp":1651805199000},"page":"3508","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["High Throughput Priority-Based Layered QC-LDPC Decoder with Double Update Queues for Mitigating Pipeline Conflicts"],"prefix":"10.3390","volume":"22","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3709-0188","authenticated-orcid":false,"given":"Yunfeng","family":"Li","sequence":"first","affiliation":[{"name":"Key Laboratory of Specialty Fiber Optics and Optical Access Networks, Joint International Research Laboratory of Specialty Fiber Optics and Advanced Communication, Shanghai University, Shanghai 200444, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yingchun","family":"Li","sequence":"additional","affiliation":[{"name":"Key Laboratory of Specialty Fiber Optics and Optical Access Networks, Joint International Research Laboratory of Specialty Fiber Optics and Advanced Communication, Shanghai University, Shanghai 200444, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nan","family":"Ye","sequence":"additional","affiliation":[{"name":"Key Laboratory of Specialty Fiber Optics and Optical Access Networks, Joint International Research Laboratory of Specialty Fiber Optics and Advanced Communication, Shanghai University, Shanghai 200444, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6411-8046","authenticated-orcid":false,"given":"Tianyang","family":"Chen","sequence":"additional","affiliation":[{"name":"Key Laboratory of Specialty Fiber Optics and Optical Access Networks, Joint International Research Laboratory of Specialty Fiber Optics and Advanced Communication, Shanghai University, Shanghai 200444, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhijie","family":"Wang","sequence":"additional","affiliation":[{"name":"Key Laboratory of Specialty Fiber Optics and Optical Access Networks, Joint International Research Laboratory of Specialty Fiber Optics and Advanced Communication, Shanghai University, Shanghai 200444, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Junjie","family":"Zhang","sequence":"additional","affiliation":[{"name":"Key Laboratory of Specialty Fiber Optics and Optical Access Networks, Joint International Research Laboratory of Specialty Fiber Optics and Advanced Communication, Shanghai University, Shanghai 200444, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"1968","published-online":{"date-parts":[[2022,5,5]]},"reference":[{"key":"ref_1","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1109\/TIT.1962.1057683","article-title":"Low-Density Parity-Check Codes","volume":"8","author":"Gallager","year":"1962","journal-title":"IEEE Trans. Inform. Theory"},{"key":"ref_2","unstructured":"Levine, B., Reed Taylor, R., and Schmit, H. (2000, January 17\u201319). Implementation of near Shannon Limit Error-Correcting Codes Using Reconfigurable Hardware. Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No. PR00871), Napa Valley, CA, USA."},{"key":"ref_3","unstructured":"(2020). IEEE Standard for Ethernet Amendment 9: Physical Layer Specifications and Management Parameters for 25 Gb\/s and 50 Gb\/s Passive Optical Networks, IEEE."},{"key":"ref_4","unstructured":"European Telecommunications Standards Institute (2014). Digital Video Broadcasting (DVB) Second Generation Framing Structure, Channel Coding and Modulation Systems for Broadcasting, Interactive Services, News Gathering and Other Broadband Satellite Applications; Part 2: DVB-S2 Extensions (DVB-S2X), European Telecommunications Standards Institute."},{"key":"ref_5","unstructured":"(2004). Part 16: Air Interface for Fixed and Mobile Broadband Wireless Access Systems\u2014Amendment for Physical and Medium Access Control Layers for Combined Fixed and Mobile Operation in Licensed Bands (Standard No. IEEE 802.16e\/D5-2004)."},{"key":"ref_6","unstructured":"3rd Generation Partnership Project (2021). Technical Specification Group Radio Access Network; NR.; Multiplexing and Channel Coding (Release 16), 3GPP TS 38.212 V16.5.0 (2021-03), 3GPP."},{"key":"ref_7","doi-asserted-by":"crossref","first-page":"985","DOI":"10.1109\/JSAC.2009.090816","article-title":"High-Throughput Layered Decoder Implementation for Quasi-Cyclic LDPC Codes","volume":"27","author":"Zhang","year":"2009","journal-title":"IEEE J. Select. Areas Commun."},{"key":"ref_8","doi-asserted-by":"crossref","first-page":"976","DOI":"10.1109\/TVLSI.2003.817545","article-title":"High-Throughput LDPC Decoders","volume":"11","author":"Mansour","year":"2003","journal-title":"IEEE Trans. VLSI Syst."},{"key":"ref_9","unstructured":"Hocevar, D.E. (2004, January 13\u201315). A Reduced Complexity Decoder Architecture via Layered Decoding of LDPC Codes. Proceedings of the IEEE Workshop on Signal Processing Systems, Austin, TX, USA."},{"key":"ref_10","doi-asserted-by":"crossref","first-page":"104","DOI":"10.1109\/TVLSI.2007.891098","article-title":"Low-Complexity High-Speed Decoder Design for Quasi-Cyclic LDPC Codes","volume":"15","author":"Wang","year":"2007","journal-title":"IEEE Trans. VLSI Syst."},{"key":"ref_11","doi-asserted-by":"crossref","unstructured":"Wu, Z., and Su, K. (2015, January 19\u201322). Updating Conflict Solution for Pipelined Layered LDPC Decoder. Proceedings of the 2015 IEEE International Conference on Signal Processing, Communications and Computing (ICSPCC), Ningbo, China.","DOI":"10.1109\/ICSPCC.2015.7338879"},{"key":"ref_12","doi-asserted-by":"crossref","first-page":"1141","DOI":"10.1109\/TVLSI.2021.3072866","article-title":"Parallel and Flexible 5G LDPC Decoder Architecture Targeting FPGA","volume":"29","author":"Nadal","year":"2021","journal-title":"IEEE Trans. VLSI Syst."},{"key":"ref_13","doi-asserted-by":"crossref","unstructured":"Marchand, C., Dore, J.-B., Conde-Canencia, L., and Boutillon, E. (2009, January 7\u20139). Conflict Resolution for Pipelined Layered LDPC Decoders. Proceedings of the 2009 IEEE Workshop on Signal Processing Systems, Tampere, Finland.","DOI":"10.1109\/SIPS.2009.5336255"},{"key":"ref_14","doi-asserted-by":"crossref","first-page":"1643","DOI":"10.1109\/TCSI.2018.2884252","article-title":"Layered LDPC Decoders with Efficient Memory Access Scheduling and Mapping and Built-In Support for Pipeline Hazards Mitigation","volume":"66","author":"Boncalo","year":"2019","journal-title":"IEEE Trans. Circuits Syst. I"},{"key":"ref_15","doi-asserted-by":"crossref","first-page":"5454","DOI":"10.1109\/TCSI.2020.3018048","article-title":"Flexible High Throughput QC-LDPC Decoder with Perfect Pipeline Conflicts Resolution and Efficient Hardware Utilization","volume":"67","author":"Petrovic","year":"2020","journal-title":"IEEE Trans. Circuits Syst. I"},{"key":"ref_16","doi-asserted-by":"crossref","unstructured":"Lin, C.-H., Wang, C.-X., and Lu, C.-K. (2021). LDPC Decoder Design Using Compensation Scheme of Group Comparison for 5G Communication Systems. Electronics, 10.","DOI":"10.3390\/electronics10162010"},{"key":"ref_17","doi-asserted-by":"crossref","first-page":"673","DOI":"10.1109\/26.768759","article-title":"Reduced Complexity Iterative Decoding of Low-Density Parity Check Codes Based on Belief Propagation","volume":"47","author":"Fossorier","year":"1999","journal-title":"IEEE Trans. Commun."},{"key":"ref_18","doi-asserted-by":"crossref","first-page":"1288","DOI":"10.1109\/TCOMM.2005.852852","article-title":"Reduced-Complexity Decoding of LDPC Codes","volume":"53","author":"Chen","year":"2005","journal-title":"IEEE Trans. Commun."},{"key":"ref_19","doi-asserted-by":"crossref","first-page":"1571","DOI":"10.1007\/s00034-014-9915-1","article-title":"Reducing the Dissipated Energy in Multi-Standard Turbo and LDPC Decoders","volume":"34","author":"Condo","year":"2015","journal-title":"Circuits Syst. Signal Process."},{"key":"ref_20","doi-asserted-by":"crossref","first-page":"1185","DOI":"10.1109\/TVLSI.2009.2021479","article-title":"An Energy Efficient Layered Decoding Architecture for LDPC Decoder","volume":"18","author":"Jin","year":"2010","journal-title":"IEEE Trans. VLSI Syst."},{"key":"ref_21","doi-asserted-by":"crossref","first-page":"1004","DOI":"10.1109\/TVLSI.2013.2265314","article-title":"Rate-0.96 LDPC Decoding VLSI for Soft-Decision Error Correction of NAND Flash Memory","volume":"22","author":"Kim","year":"2014","journal-title":"IEEE Trans. VLSI Syst."}],"container-title":["Sensors"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/1424-8220\/22\/9\/3508\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,10]],"date-time":"2025-10-10T23:06:17Z","timestamp":1760137577000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/1424-8220\/22\/9\/3508"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5,5]]},"references-count":21,"journal-issue":{"issue":"9","published-online":{"date-parts":[[2022,5]]}},"alternative-id":["s22093508"],"URL":"https:\/\/doi.org\/10.3390\/s22093508","relation":{},"ISSN":["1424-8220"],"issn-type":[{"value":"1424-8220","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,5,5]]}}}