{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,9]],"date-time":"2026-01-09T14:22:20Z","timestamp":1767968540697,"version":"3.49.0"},"reference-count":33,"publisher":"MDPI AG","issue":"12","license":[{"start":{"date-parts":[[2022,6,12]],"date-time":"2022-06-12T00:00:00Z","timestamp":1654992000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61972302"],"award-info":[{"award-number":["61972302"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Sensors"],"abstract":"<jats:p>Commercial off-the-shelf (COTS) field-programmable gate arrays (FPGAs) with a 28-nm process have become popular devices for computing systems. Although current generation FPGAs have advantages over previous models, the phenomenon of circuit aging has become more significant with the sharp reduction in the process size of FPGAs. Aging results in FPGA performance degradation over time and, ultimately, hard faults. However, few studies have focused on understanding aging mechanisms or estimating the aging trend of 28-nm FPGAs. For this, we used a ring oscillator (RO)-based test structure to extract data and build a dataset that could be used to predict aging trends and determine the primary aging mechanisms of 28-nm FPGAs. Moreover, we proposed a correction method to correct temperature-induced measurement errors in accelerated tests. Furthermore, we employed four machine learning (ML) technologies that were based on accurate measurement datasets to predict FPGA aging trends. In the experiment, 24 XILINX 7-series FPGAs (28 nm) were evaluated for 10+ years of circuit operation using accelerated tests. The results showed that the aging effects of negative-bias temperature instability (NBTI) was the primary aging mechanism. The correction method proposed in this paper could effectively eliminate measurement errors. In addition, the minimum prediction error rate of the ML model was only 0.292%.<\/jats:p>","DOI":"10.3390\/s22124439","type":"journal-article","created":{"date-parts":[[2022,6,13]],"date-time":"2022-06-13T02:01:44Z","timestamp":1655085704000},"page":"4439","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["Implementation of Aging Mechanism Analysis and Prediction for XILINX 7-Series FPGAs with a 28-nm Process"],"prefix":"10.3390","volume":"22","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9214-7135","authenticated-orcid":false,"given":"Zeyu","family":"Li","sequence":"first","affiliation":[{"name":"School of Computer Science and Technology, Xidian University, Xi\u2019an 710071, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7385-032X","authenticated-orcid":false,"given":"Zhao","family":"Huang","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, Xidian University, Xi\u2019an 710071, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Quan","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, Xidian University, Xi\u2019an 710071, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Junjie","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, Xidian University, Xi\u2019an 710071, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9619-9880","authenticated-orcid":false,"given":"Nan","family":"Luo","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, Xidian University, Xi\u2019an 710071, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"1968","published-online":{"date-parts":[[2022,6,12]]},"reference":[{"key":"ref_1","doi-asserted-by":"crossref","unstructured":"Stott, E.A., Wong, J.S., Sedcole, P., and Cheung, P.Y. (2010, January 21\u201323). Degradation in FPGAs: Measurement and modelling. Proceedings of the 18th Annual ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, Monterey, CA, USA.","DOI":"10.1145\/1723112.1723152"},{"key":"ref_2","doi-asserted-by":"crossref","first-page":"1341","DOI":"10.1016\/j.microrel.2015.06.087","article-title":"Design and implementation of a low cost test bench to assess the reliability of FPGA","volume":"55","author":"Naouss","year":"2015","journal-title":"Microelectron. Reliab."},{"key":"ref_3","doi-asserted-by":"crossref","unstructured":"Kiamehr, S., Weckx, P., Tahoori, M., Kaczer, B., Kukner, H., Raghavan, P., Groeseneken, G., and Catthoor, F. (2016, January 17\u201321). The impact of process variation and stochastic aging in nanoscale VLSI. Proceedings of the 2016 IEEE International Reliability Physics Symposium (IRPS), Pasadena, CA, USA.","DOI":"10.1109\/IRPS.2016.7574590"},{"key":"ref_4","doi-asserted-by":"crossref","unstructured":"Karapetyan, S., and Schlichtmann, U. (2015, January 27\u201329). Integrating aging aware timing analysis into a commercial STA tool. Proceedings of the VLSI Design, Automation and Test (VLSI-DAT), Hsinchu, Taiwan.","DOI":"10.1109\/VLSI-DAT.2015.7114528"},{"key":"ref_5","doi-asserted-by":"crossref","unstructured":"Dogan, H., Forte, D., and Tehranipoor, M.M. (2014, January 1\u20133). Aging analysis for recycled FPGA detection. Proceedings of the 2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), Amsterdam, The Netherlands.","DOI":"10.1109\/DFT.2014.6962099"},{"key":"ref_6","doi-asserted-by":"crossref","unstructured":"Maiti, A., McDougall, L., and Schaumont, P. (2011, January 5\u20137). The impact of aging on an FPGA-based physical unclonable function. Proceedings of the 2011 21st International Conference on Field Programmable Logic and Applications, Chania, Greece.","DOI":"10.1109\/FPL.2011.35"},{"key":"ref_7","doi-asserted-by":"crossref","first-page":"1500","DOI":"10.1109\/TC.2020.2974955","article-title":"LUT input reordering to reduce aging impact on FPGA LUTs","volume":"69","author":"Ebrahimi","year":"2020","journal-title":"IEEE Trans. Comput."},{"key":"ref_8","doi-asserted-by":"crossref","first-page":"2897","DOI":"10.1109\/TVLSI.2019.2933278","article-title":"Recycled FPGA detection using exhaustive LUT path delay characterization and voltage scaling","volume":"27","author":"Alam","year":"2019","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref_9","doi-asserted-by":"crossref","unstructured":"Miyake, Y., Sato, Y., and Kajihara, S. (2019, January 1\u20133). On-Chip Delay Measurement for In-Field Test of FPGAs. Proceedings of the 2019 IEEE 24th Pacific Rim International Symposium on Dependable Computing (PRDC), Kyoto, Japan.","DOI":"10.1109\/PRDC47002.2019.00043"},{"key":"ref_10","doi-asserted-by":"crossref","unstructured":"Xiang, Z.J., Liu, W., Wang, L.h, and Wang, L.L. (2018, January 22\u201324). A System for FPGA Aging Test. Proceedings of the 2018 10th International Conference on Communications, Circuits and Systems (ICCCAS), Chengdu, China.","DOI":"10.1109\/ICCCAS.2018.8769197"},{"key":"ref_11","doi-asserted-by":"crossref","unstructured":"Ebrahimi, M., Ghaderi, Z., Bozorgzadeh, E., and Navabi, Z. (2016, January 14\u201318). Path selection and sensor insertion flow for age monitoring in FPGAs. Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE), Dresden, Germany.","DOI":"10.3850\/9783981537079_0801"},{"key":"ref_12","doi-asserted-by":"crossref","first-page":"919","DOI":"10.1109\/TC.2016.2622688","article-title":"SENSIBle: A highly scalable sensor design for path-based age monitoring in FPGAs","volume":"66","author":"Ghaderi","year":"2016","journal-title":"IEEE Trans. Comput."},{"key":"ref_13","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2746237","article-title":"Aging-and variation-aware delay monitoring using representative critical path selection","volume":"20","author":"Firouzi","year":"2015","journal-title":"ACM Trans. Des. Autom. Electron. Syst. (TODAES)"},{"key":"ref_14","doi-asserted-by":"crossref","first-page":"508","DOI":"10.1109\/TNANO.2013.2253795","article-title":"Design and validation of configurable online aging sensors in nanometer-scale FPGAs","volume":"12","author":"Freijedo","year":"2013","journal-title":"IEEE Trans. Nanotechnol."},{"key":"ref_15","doi-asserted-by":"crossref","first-page":"1130","DOI":"10.1016\/j.microrel.2018.07.151","article-title":"Simulation and modelling of long term reliability of digital circuits implemented in FPGA","volume":"88","author":"Morales","year":"2018","journal-title":"Microelectron. Reliab."},{"key":"ref_16","unstructured":"Jang, B., Lee, J.K., Choi, M., and Kim, K.K. (2014, January 3\u20136). On-chip aging prediction circuit in nanometer digital circuits. Proceedings of the 2014 International SoC Design Conference (ISOCC), Jeju, Korea."},{"key":"ref_17","doi-asserted-by":"crossref","first-page":"3000","DOI":"10.1109\/TCAD.2019.2961329","article-title":"NBTI and HCI Aging Prediction and Reliability Screening During Production Test","volume":"39","author":"Yu","year":"2019","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"ref_18","doi-asserted-by":"crossref","unstructured":"Karimi, N., and Huang, K. (2016, January 19\u201320). Prognosis of NBTI aging using a machine learning scheme. Proceedings of the 2016 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), Storrs, CT, USA.","DOI":"10.1109\/DFT.2016.7684060"},{"key":"ref_19","doi-asserted-by":"crossref","unstructured":"Vijayan, A., Chakrabarty, K., and Tahoori, M.B. (2019). Machine Learning-Based Aging Analysis. Machine Learning in VLSI Computer-Aided Design, Springer.","DOI":"10.1007\/978-3-030-04666-8_9"},{"key":"ref_20","doi-asserted-by":"crossref","unstructured":"Joshi, K., Mukhopadhyay, S., Goel, N., and Mahapatra, S. (2012, January 15\u201319). A consistent physical framework for N and P BTI in HKMG MOSFETs. Proceedings of the 2012 IEEE International Reliability Physics Symposium (IRPS), Anaheim, CA, USA.","DOI":"10.1109\/IRPS.2012.6241840"},{"key":"ref_21","doi-asserted-by":"crossref","unstructured":"Naphade, T., Goel, N., Nair, P., and Mahapatra, S. (2013, January 14\u201318). Investigation of stochastic implementation of reaction diffusion (RD) models for NBTI related interface trap generation. Proceedings of the 2013 IEEE International Reliability Physics Symposium (IRPS), Monterey, CA, USA.","DOI":"10.1109\/IRPS.2013.6532120"},{"key":"ref_22","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1016\/j.microrel.2016.07.048","article-title":"FPGA LUT delay degradation due to HCI: Experiment and simulation results","volume":"64","author":"Naouss","year":"2016","journal-title":"Microelectron. Reliab."},{"key":"ref_23","unstructured":"Khaleghi, B., and Rosing, T. (2019). Reliability Degradation in Nanoscale CMOS: A Review of Modeling, Monitoring, and Mitigation Techniques, ACM."},{"key":"ref_24","doi-asserted-by":"crossref","first-page":"691","DOI":"10.1109\/TNANO.2019.2925872","article-title":"Design and implementation of configuration memory SEU-tolerant viterbi decoders in SRAM-based FPGAs","volume":"18","author":"Gao","year":"2019","journal-title":"IEEE Trans. Nanotechnol."},{"key":"ref_25","doi-asserted-by":"crossref","unstructured":"Wong, J.S., Sedcole, P., and Cheung, P.Y. (2008, January 8\u201310). A transition probability based delay measurement method for arbitrary circuits on FPGAs. Proceedings of the 2008 International Conference on Field-Programmable Technology, Taipei, Taiwan.","DOI":"10.1109\/FPT.2008.4762372"},{"key":"ref_26","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1016\/j.micpro.2017.03.001","article-title":"Emulation of an ASIC power and temperature monitoring system (eTPMon) for FPGA prototyping","volume":"50","author":"Glocker","year":"2017","journal-title":"Microprocess. Microsystems"},{"key":"ref_27","unstructured":"Prashanth, S., Sucheta, R., Vishva, R., TR, G.K., and Mohan, N. (2021, January 4\u20136). BIST Based Aging Fault Prediction Using Machine Learning. Proceedings of the 2021 Second International Conference on Electronics and Sustainable Communication Systems (ICESC), Coimbatore, India."},{"key":"ref_28","unstructured":"Zhou, P. (2019). AXI DMA v7.1 LogiCORE IP Product Guide Vivado Design Suite, Xilinx."},{"key":"ref_29","doi-asserted-by":"crossref","unstructured":"Guo, X., Burleson, W., and Stan, M. (2014, January 1\u20135). Modeling and experimental demonstration of accelerated self-healing techniques. Proceedings of the 2014 51st ACM\/EDAC\/IEEE Design Automation Conference (DAC), San Francisco, CA, USA.","DOI":"10.1145\/2593069.2593162"},{"key":"ref_30","doi-asserted-by":"crossref","unstructured":"Gaskin, T., Cook, H., Stirk, W., Lucas, R., Goeders, J., and Hutchings, B. (September, January 31). Using novel configuration techniques for accelerated FPGA aging. Proceedings of the 2020 30th International Conference on Field-Programmable Logic and Applications (FPL), Gothenburg, Sweden.","DOI":"10.1109\/FPL50879.2020.00037"},{"key":"ref_31","doi-asserted-by":"crossref","first-page":"98","DOI":"10.1109\/TDMR.2008.915629","article-title":"Compact modeling of MOSFET wearout mechanisms for circuit-reliability simulation","volume":"8","author":"Li","year":"2008","journal-title":"IEEE Trans. Device Mater. Reliab."},{"key":"ref_32","doi-asserted-by":"crossref","first-page":"1449","DOI":"10.1016\/j.microrel.2011.06.054","article-title":"Reliability aware design of low power continuous-time sigma\u2013delta modulator","volume":"51","author":"Cai","year":"2011","journal-title":"Microelectron. Reliab."},{"key":"ref_33","doi-asserted-by":"crossref","first-page":"108097","DOI":"10.1016\/j.sse.2021.108097","article-title":"Influence of interface traps density and temperature variation on the NBTI effect in p-Type junctionless nanowire transistors","volume":"186","author":"Junior","year":"2021","journal-title":"Solid-State Electron."}],"container-title":["Sensors"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/1424-8220\/22\/12\/4439\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,10]],"date-time":"2025-10-10T23:28:19Z","timestamp":1760138899000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/1424-8220\/22\/12\/4439"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,12]]},"references-count":33,"journal-issue":{"issue":"12","published-online":{"date-parts":[[2022,6]]}},"alternative-id":["s22124439"],"URL":"https:\/\/doi.org\/10.3390\/s22124439","relation":{},"ISSN":["1424-8220"],"issn-type":[{"value":"1424-8220","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,6,12]]}}}