{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,22]],"date-time":"2026-04-22T06:01:15Z","timestamp":1776837675014,"version":"3.51.2"},"reference-count":33,"publisher":"MDPI AG","issue":"12","license":[{"start":{"date-parts":[[2022,6,17]],"date-time":"2022-06-17T00:00:00Z","timestamp":1655424000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Sensors"],"abstract":"<jats:p>A programmable logic controller (PLC) executes a ladder diagram (LD) using input and output modules. An LD also has PID controller function blocks. It contains as many PID function blocks as the number of process parameters to be controlled. Adding more process parameters slows down PLC scan time. Process parameters are measured as analog signals. The analog input module in the PLC converts these analog signals into digital signals and forwards them to the PID controller as inputs. In this research work, a field-programmable gate array (FPGA)-based multiple PID controller is proposed to retain PLC scan time at a lower value. Concurrent execution of multiple PID controllers was assured by assigning separate FPGA hardware resources for every PID controller. Digital input to the PID controller is routed by the novel idea of analog to digital conversion (ADC), performed using a digital to analog converter (DAC), comparator, and FPGA. ADC combined with dedicated PID controller logic in an FPGA for every closed-loop control system confirms concurrent execution of multiple PID controllers. The time required to execute two closed-loop controls was identified as 18.96000004 ms. This design can be used either with or without a PLC.<\/jats:p>","DOI":"10.3390\/s22124584","type":"journal-article","created":{"date-parts":[[2022,6,19]],"date-time":"2022-06-19T21:19:26Z","timestamp":1655673566000},"page":"4584","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["Scan Time Reduction of PLCs by Dedicated Parallel-Execution Multiple PID Controllers Using an FPGA"],"prefix":"10.3390","volume":"22","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3462-7920","authenticated-orcid":false,"given":"Gnanasekaran","family":"Dhanabalan","sequence":"first","affiliation":[{"name":"Department of Electronics and Communication Engineering, AAA College of Engineering and Technology, Sivakasi 626123, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sankar","family":"Tamil Selvi","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication Engineering, AAA College of Engineering and Technology, Sivakasi 626123, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9720-2201","authenticated-orcid":false,"given":"Miroslav","family":"Mahdal","sequence":"additional","affiliation":[{"name":"Department of Control Systems and Instrumentation, Faculty of Mechanical Engineering, VSB-Technical University of Ostrava, 17. Listopadu 2172\/15, 708 00 Ostrava, Czech Republic"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"1968","published-online":{"date-parts":[[2022,6,17]]},"reference":[{"key":"ref_1","doi-asserted-by":"crossref","first-page":"157","DOI":"10.1016\/j.compchemeng.2012.01.003","article-title":"Dual composition control and soft estimation for a pilot distillation column using a neurogenetic design","volume":"40","author":"Gonzalez","year":"2012","journal-title":"Comput. Chem. Eng."},{"key":"ref_2","doi-asserted-by":"crossref","first-page":"431","DOI":"10.1049\/iet-smt.2016.0338","article-title":"Improved condition monitoring technique for wind turbine gearbox and shaft stress detection","volume":"11","author":"Salem","year":"2017","journal-title":"IET Sci. Meas. Technol."},{"key":"ref_3","doi-asserted-by":"crossref","first-page":"858","DOI":"10.1016\/j.compeleceng.2011.09.016","article-title":"A PC-based architecture for parameter analysis of vector-controlled induction motor drive","volume":"37","author":"Carlos","year":"2011","journal-title":"Comput. Electr. Eng."},{"key":"ref_4","doi-asserted-by":"crossref","first-page":"321","DOI":"10.1016\/j.isatra.2010.10.006","article-title":"A water pumping control system with a programmable logic controller (PLC) and industrial wireless modules for industrial plants\u2014An experimental setup","volume":"50","author":"Bayindir","year":"2011","journal-title":"ISA Trans."},{"key":"ref_5","doi-asserted-by":"crossref","first-page":"453","DOI":"10.1049\/iet-smt.2016.0481","article-title":"FDST-based PQ event detection and energy metering implementation on FPGA-in-the-loop and NI-LabVIEW","volume":"11","author":"Jaiswal","year":"2017","journal-title":"IET Sci. Meas. Technol."},{"key":"ref_6","doi-asserted-by":"crossref","first-page":"T04007","DOI":"10.1088\/1748-0221\/15\/04\/T04007","article-title":"Development of PLC-SCADA based control strategy for water storage in a tank for a semi-automated plant","volume":"15","author":"Chakraborty","year":"2020","journal-title":"J. Instrum."},{"key":"ref_7","doi-asserted-by":"crossref","first-page":"469","DOI":"10.1109\/TEC.2003.822303","article-title":"Design and Implementation of PLC-Based Monitoring Control System for Induction Motor","volume":"19","author":"Ioannides","year":"2004","journal-title":"IEEE Trans. Energy Convers."},{"key":"ref_8","doi-asserted-by":"crossref","first-page":"1760","DOI":"10.1109\/TIM.2017.2664520","article-title":"Novel FPGA-based Methodology for Early Broken Rotor Bar Detection and Classification Through Homogeneity Estimation","volume":"66","year":"2017","journal-title":"IEEE Trans. Instrum. Meas."},{"key":"ref_9","doi-asserted-by":"crossref","first-page":"2122","DOI":"10.1109\/TII.2014.2355036","article-title":"MPSoCs and Multicore Microcontrollers for Embedded PID Control: A Detailed Study","volume":"10","author":"Youness","year":"2014","journal-title":"IEEE Trans. Ind. Inform."},{"key":"ref_10","doi-asserted-by":"crossref","first-page":"604","DOI":"10.1109\/TIM.2016.2640518","article-title":"Radar Sensor Signal Acquisition and Multidimensional FFT Processing for Surveillance Applications in Transport Systems","volume":"66","author":"Saponara","year":"2017","journal-title":"IEEE Trans. Instrum. Meas."},{"key":"ref_11","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1016\/j.micpro.2017.02.001","article-title":"An FPGA-based low-cost VLIW floating-point processor for CNC applications","volume":"50","author":"Dong","year":"2017","journal-title":"Microprocess. Microsyst."},{"key":"ref_12","doi-asserted-by":"crossref","first-page":"103043","DOI":"10.1016\/j.micpro.2020.103043","article-title":"A new approach for commutation torque ripple reduction of FPGA based brushless DC motor with outgoing phase current control","volume":"75","author":"Senthilnathan","year":"2020","journal-title":"Microprocess. Microsyst."},{"key":"ref_13","doi-asserted-by":"crossref","first-page":"P05012","DOI":"10.1088\/1748-0221\/14\/05\/P05012","article-title":"An FPGA based all-in-one function generator, lock-in amplifier and auto-relockable PID system","volume":"14","author":"Roy","year":"2019","journal-title":"J. Instrum."},{"key":"ref_14","doi-asserted-by":"crossref","first-page":"1954","DOI":"10.1109\/TIM.2017.2682938","article-title":"FPGA-Based Architecture for Managing Ultrasonic Beacons in a Local Positioning System","volume":"66","author":"Hernandez","year":"2017","journal-title":"IEEE Trans. Instrum. Meas."},{"key":"ref_15","doi-asserted-by":"crossref","first-page":"306","DOI":"10.1016\/j.micpro.2018.06.007","article-title":"Enhanced architecture for programmable logic controllers targeting performance improvements","volume":"61","author":"Tasca","year":"2018","journal-title":"Microprocess. Microsyst."},{"key":"ref_16","doi-asserted-by":"crossref","unstructured":"Aboelaze, M., and Shehata, M.G. (2015, January 6\u20139). Implementation of multiple PID controllers on FPGA. Proceedings of the 2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS), Cairo, Egypt.","DOI":"10.1109\/ICECS.2015.7440344"},{"key":"ref_17","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1016\/0141-9331(95)93084-V","article-title":"Design and testing of a PI controller ASIC","volume":"19","author":"Grout","year":"1995","journal-title":"Microprocess. Microsyst."},{"key":"ref_18","doi-asserted-by":"crossref","unstructured":"Bhandari, A.S., Chaudhuri, A., Roy, S., Negi, S., and Sharad, M. (2017, January 16\u201318). Single chip self-tunable N-input N-output PID control system with integrated analog front-end for miniature robotics. Proceedings of the 2017 IEEE 14th International Conference on Networking, Sensing and Control (ICNSC), Calabria, Italy.","DOI":"10.1109\/ICNSC.2017.8000076"},{"key":"ref_19","doi-asserted-by":"crossref","first-page":"515","DOI":"10.1080\/10739140802234964","article-title":"Microcontroller Based Distributed Monitoring System for Fresh Water Fish Aquaculture","volume":"36","author":"Neelamegam","year":"2008","journal-title":"Instrum. Sci. Technol."},{"key":"ref_20","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1016\/j.csi.2014.12.002","article-title":"Design of parallel conversion multichannel analog to digital converter for scan time reduction of programmable logic controller using FPGA","volume":"39","author":"Dhanabalan","year":"2015","journal-title":"Comput. Stand. Interfaces"},{"key":"ref_21","doi-asserted-by":"crossref","first-page":"150","DOI":"10.1016\/j.microrel.2006.09.019","article-title":"Reconfigurable digital controller for a buck converter based on FPGA","volume":"47","author":"Milanovic","year":"2006","journal-title":"Microelectron. Reliab."},{"key":"ref_22","doi-asserted-by":"crossref","first-page":"1898","DOI":"10.1109\/TIE.2007.898283","article-title":"Design and Implementation of Modular FPGA-Based PID Controllers","volume":"54","author":"Chan","year":"2007","journal-title":"IEEE Trans. Ind. Electron."},{"key":"ref_23","doi-asserted-by":"crossref","first-page":"1163","DOI":"10.1016\/S0967-0661(01)00062-4","article-title":"The future of PID control","volume":"9","author":"Astrom","year":"2011","journal-title":"Control. Eng. Pract."},{"key":"ref_24","doi-asserted-by":"crossref","first-page":"3085","DOI":"10.1109\/TCSI.2014.2334852","article-title":"A 64 fJ\/step 9-bit SAR ADC Array with Forward Error Correction and Mixed-Signal CDS for CMOS Image Sensors","volume":"61","author":"Chen","year":"2014","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"ref_25","unstructured":"Patel, Z., Gupta, S., and Kumar, Y.B.N. (2020). FPGA design of SAR type ADC based analog input module for industrial applications. Advances in VLSI and Embedded Systems, Lecture Notes in Electrical Engineering, Springer."},{"key":"ref_26","doi-asserted-by":"crossref","first-page":"204","DOI":"10.1016\/j.mechatronics.2016.05.008","article-title":"FPGA-based architecture for direct visual control robotic systems","volume":"39","author":"Alabdo","year":"2016","journal-title":"Mechatronics"},{"key":"ref_27","doi-asserted-by":"crossref","first-page":"858","DOI":"10.1049\/iet-smt.2017.0545","article-title":"Design and development of a capacitance-based wireless pressure transmitter","volume":"12","author":"Sinha","year":"2018","journal-title":"IET Sci. Meas. Technol."},{"key":"ref_28","doi-asserted-by":"crossref","first-page":"118","DOI":"10.1016\/j.measurement.2011.09.009","article-title":"Remote monitoring of different electrical parameters of multi-machine system using PC","volume":"45","author":"Datta","year":"2012","journal-title":"Measurement"},{"key":"ref_29","doi-asserted-by":"crossref","first-page":"1462","DOI":"10.1016\/j.measurement.2012.03.003","article-title":"GPRS based data acquisition and analysis system with mobile phone control","volume":"45","author":"Ionel","year":"2012","journal-title":"Measurement"},{"key":"ref_30","doi-asserted-by":"crossref","first-page":"532","DOI":"10.1109\/TIM.2010.2051609","article-title":"A Custom-Design Data Logger Core for Physiological Signal Recording","volume":"60","author":"Rieger","year":"2010","journal-title":"IEEE Trans. Instrum. Meas."},{"key":"ref_31","unstructured":"(2019, July 01). ControlLogix I\/O Specifications. Available online: https:\/\/literature.rockwellautomation.com\/idc\/groups\/literature\/documents\/td\/1756-td002_-en-e.pdf."},{"key":"ref_32","unstructured":"(2019, July 01). Estimated Execution Time and Memory Use for Logix5000 Controller Instructions. Available online: https:\/\/literature.rockwellautomation.com\/idc\/groups\/literature\/documents\/rm\/logix-rm002_-en-p.pdf."},{"key":"ref_33","unstructured":"(2019, July 01). Series 90 TM -30\/20\/Micro PLC CPU Instruction Set. Available online: http:\/\/www.cimtecautomation.com\/documents\/techsupport\/Series9030\/Manuals\/gfk-0467lSeries90-30-20-MicroPLCCPUInstructionSetReferenceManual.pdf."}],"container-title":["Sensors"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/1424-8220\/22\/12\/4584\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,10]],"date-time":"2025-10-10T23:33:59Z","timestamp":1760139239000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/1424-8220\/22\/12\/4584"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,17]]},"references-count":33,"journal-issue":{"issue":"12","published-online":{"date-parts":[[2022,6]]}},"alternative-id":["s22124584"],"URL":"https:\/\/doi.org\/10.3390\/s22124584","relation":{},"ISSN":["1424-8220"],"issn-type":[{"value":"1424-8220","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,6,17]]}}}