{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,3]],"date-time":"2026-04-03T22:11:45Z","timestamp":1775254305584,"version":"3.50.1"},"reference-count":28,"publisher":"MDPI AG","issue":"13","license":[{"start":{"date-parts":[[2022,7,3]],"date-time":"2022-07-03T00:00:00Z","timestamp":1656806400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100003141","name":"Mexican National Council for Science and Technology (CONACYT)","doi-asserted-by":"publisher","award":["882"],"award-info":[{"award-number":["882"]}],"id":[{"id":"10.13039\/501100003141","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003141","name":"Mexican National Council for Science and Technology (CONACYT)","doi-asserted-by":"publisher","award":["278"],"award-info":[{"award-number":["278"]}],"id":[{"id":"10.13039\/501100003141","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003141","name":"Mexican National Council for Science and Technology (CONACYT)","doi-asserted-by":"publisher","award":["613"],"award-info":[{"award-number":["613"]}],"id":[{"id":"10.13039\/501100003141","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Sensors"],"abstract":"<jats:p>In emergent technologies, data integrity is critical for message-passing communications, where security measures and validations must be considered to prevent the entrance of invalid data, detect errors in transmissions, and prevent data loss. The SHA-256 algorithm is used to tackle these requirements. Current hardware architecture works present issues regarding real-time balance among processing, efficiency and cost, because some of them introduce significant critical paths. Besides, the SHA-256 algorithm itself considers no verification mechanisms for internal calculations and failure prevention. Hardware implementations can be affected by diverse problems, ranging from physical phenomena to interference or faults inherent to data spectra. Previous works have mainly addressed this problem through three kinds of redundancy: information, hardware, or time. To the best of our knowledge, pipelining has not been previously used to perform different hash calculations with a redundancy topic. Therefore, in this work, we present a novel hybrid architecture, implemented on a 3-stage pipeline structure, which is traditionally used to improve performance by simultaneously processing several blocks; instead, we propose using a pipeline technique for implementing hardware and time redundancies, analyzing hardware resources and performance to balance the critical path. We have improved performance at a certain clock speed, defining a data flow transformation in several sequential phases. Our architecture reported a throughput of 441.72 Mbps and 2255 LUTs, and presented an efficiency of 195.8 Kbps\/LUT.<\/jats:p>","DOI":"10.3390\/s22135028","type":"journal-article","created":{"date-parts":[[2022,7,4]],"date-time":"2022-07-04T23:38:55Z","timestamp":1656977935000},"page":"5028","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["A SHA-256 Hybrid-Redundancy Hardware Architecture for Detecting and Correcting Errors"],"prefix":"10.3390","volume":"22","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4748-3500","authenticated-orcid":false,"given":"Ignacio","family":"Algredo-Badillo","sequence":"first","affiliation":[{"name":"Department of Computer Science, CONACYT-National Institute for Astrophysics, Optics and Electronics, Puebla 72840, Mexico"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1702-8467","authenticated-orcid":false,"given":"Miguel","family":"Morales-Sandoval","sequence":"additional","affiliation":[{"name":"Center for Research and Advanced Studies of the IPN-CINVESTAV, Unidad Tamaulipas, Ciudad Victoria 87130, Mexico"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4468-9850","authenticated-orcid":false,"given":"Alejandro","family":"Medina-Santiago","sequence":"additional","affiliation":[{"name":"Department of Computer Science, CONACYT-National Institute for Astrophysics, Optics and Electronics, Puebla 72840, Mexico"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0267-6306","authenticated-orcid":false,"given":"Carlos Arturo","family":"Hern\u00e1ndez-Gracidas","sequence":"additional","affiliation":[{"name":"Facultad de Ciencias F\u00edsico Matem\u00e1ticas, CONACYT-Benem\u00e9rita Universidad Aut\u00f3noma de Puebla, Puebla 72570, Mexico"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2607-2032","authenticated-orcid":false,"given":"Mariana","family":"Lobato-Baez","sequence":"additional","affiliation":[{"name":"Instituto Tecnol\u00f3gico Superior de Libres, Libres, Puebla 73780, Mexico"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4753-9375","authenticated-orcid":false,"given":"Luis Alberto","family":"Morales-Rosales","sequence":"additional","affiliation":[{"name":"Facultad de Ingenier\u00eda Civil, CONACYT-Universidad Michoacana de San Nicol\u00e1s de Hidalgo, Morelia 58030, Mexico"}]}],"member":"1968","published-online":{"date-parts":[[2022,7,3]]},"reference":[{"key":"ref_1","doi-asserted-by":"crossref","first-page":"728","DOI":"10.1093\/comjnl\/bxm023","article-title":"Analysis and detection of errors in implementation of SHA-512 algorithms on FPGAs","volume":"50","author":"Ahmad","year":"2007","journal-title":"Comput. J."},{"key":"ref_2","unstructured":"European Commission (2019). High-Level Expert Group on Artificial Intelligence\u2014Ethics Guidelines for Trustworthy AI, European Commission. Available online: https:\/\/www.aepd.es\/sites\/default\/files\/2019-12\/ai-ethics-guidelines.pdf."},{"key":"ref_3","doi-asserted-by":"crossref","unstructured":"Benfica, J., Green, B., Porcher, B.C., Poehls, L.B., Vargas, F., Medina, N.H., Added, N., de Aguiar, V.A.P., Macchione, E.L.A., and Aguirre, F. (2016, January 17\u201321). Analysis of FPGA SEU sensitivity to combined effects of conducted EMI and TID. Proceedings of the 2016 Asia-Pacific International Symposium on Electromagnetic Compatibility (APEMC), Shenzhen, China.","DOI":"10.1109\/APEMC.2016.7522900"},{"key":"ref_4","unstructured":"Shum, W. (2011). Glitch Reduction and CAD Algorithm Noise in FPGAs. [Ph.D. Thesis, University of Toronto]. Available online: https:\/\/tspace.library.utoronto.ca\/bitstream\/1807\/31442\/3\/Shum_Warren_201111_MASc_thesis.pdf."},{"key":"ref_5","first-page":"837572","article-title":"Asynchronous Advanced Encryption Standard Hardware with Random Noise Injection for Improved Side-Channel Attack Resistance","volume":"2014","author":"Kotipalli","year":"2014","journal-title":"J. Electr. Comput. Eng."},{"key":"ref_6","doi-asserted-by":"crossref","first-page":"112972","DOI":"10.1016\/j.sna.2021.112972","article-title":"Noise analysis of a high sensitivity GMI sensor based on a Field-Programmable-Gate-Array","volume":"331","author":"Asfour","year":"2021","journal-title":"Sens. Actuators Phys."},{"key":"ref_7","doi-asserted-by":"crossref","first-page":"37","DOI":"10.4316\/AECE.2019.02005","article-title":"Immunity Characterization of FPGA I\/Os for Fault-Tolerant Circuit Designs against EMI","volume":"19","author":"Nguyen","year":"2019","journal-title":"Adv. Electr. Comput. Eng."},{"key":"ref_8","doi-asserted-by":"crossref","first-page":"39","DOI":"10.4067\/S0718-18762010000100005","article-title":"A Semantic Data Validation Service for Web Applications","volume":"5","author":"Aljawarneh","year":"2010","journal-title":"J. Theor. Appl. Electron. Commer. Res."},{"key":"ref_9","unstructured":"National Technical Information Service (2021, October 10). FIPS 180-2\u2014Secure Hash Standard, Available online: http:\/\/csrc.nist.gov\/publications\/fips\/fips180-2\/fips180-2.pdf."},{"key":"ref_10","doi-asserted-by":"crossref","unstructured":"Qasim, S.M., Abbasi, S.A., and Almashary, B. (2009, January 14\u201316). A review of fpga-based design methodology and optimization techniques for efficient hardware realization of computation intensive algorithms. Proceedings of the 2009 International Multimedia, Signal Processing and Communication Technologies, Aligarh, India.","DOI":"10.1109\/MSPCT.2009.5164238"},{"key":"ref_11","doi-asserted-by":"crossref","first-page":"1","DOI":"10.9790\/0661-1340106","article-title":"A Review of FPGA-based design methodologies for efficient hardware Area estimation","volume":"13","author":"Singh","year":"2013","journal-title":"IOSR J. Comput. Eng."},{"key":"ref_12","doi-asserted-by":"crossref","unstructured":"Dubrova, E. (2013). Time Redundancy, Fault-Tolerant Design, Springer.","DOI":"10.1007\/978-1-4614-2113-9"},{"key":"ref_13","unstructured":"Johnson, B.W. (1989). The Design and Analysis of Fault Tolerant Digital Systems, Addison-Wesley."},{"key":"ref_14","unstructured":"Koren, I., and Krishna, C.M. (2010). Fault-Tolerant Systems, Elsevier."},{"key":"ref_15","unstructured":"Cofer, R.C., and Harding, B.F. (2006). Rapid System Prototyping with FPGAs: Accelerating the Design Process, Elsevier."},{"key":"ref_16","doi-asserted-by":"crossref","unstructured":"Harikrishna, B., and Ravi, S.F. (2013, January 4\u20135). A survey on fault tolerance in FPGAs. Proceedings of the 2013 7th International Conference on Intelligent Systems and Control (ISCO), Coimbatore, India.","DOI":"10.1109\/ISCO.2013.6481160"},{"key":"ref_17","doi-asserted-by":"crossref","first-page":"517","DOI":"10.1007\/s10836-011-5237-4","article-title":"A fault detection scheme for the FPGA implementation of SHA-1 and SHA-512 round computations","volume":"27","author":"Bahramali","year":"2011","journal-title":"J. Electron. Test. Theory Appl."},{"key":"ref_18","doi-asserted-by":"crossref","unstructured":"Michail, H.E., Kotsiolis, A., Kakarountas, A., Athanasiou, G., and Goutis, C. (2015, January 8\u201311). Hardware implementation of the Totally Self-Checking SHA-256 hash core. Proceedings of the IEEE EUROCON 2015\u2014International Conference on Computer as a Tool (EUROCON), Salamanca, Spain.","DOI":"10.1109\/EUROCON.2015.7313715"},{"key":"ref_19","doi-asserted-by":"crossref","first-page":"227","DOI":"10.1016\/j.micpro.2016.05.011","article-title":"Design and implementation of totally-self checking SHA-1 and SHA-256 hash functions\u2019 architectures","volume":"45","author":"Michail","year":"2016","journal-title":"Microprocess. Microsyst."},{"key":"ref_20","doi-asserted-by":"crossref","unstructured":"Kahri, F., Mestiri, H., Bouallegue, B., and Machhout, M. (2017, January 23\u201325). An efficient fault detection scheme for the secure hash algorithm SHA-512. Proceedings of the 2017 International Conference on Green Energy Conversion Systems (GECS), Hammamet, Tunisia.","DOI":"10.1109\/GECS.2017.8066141"},{"key":"ref_21","doi-asserted-by":"crossref","unstructured":"Algredo-Badillo, I., Ram\u00edrez-Guti\u00e9rrez, K.A., Morales-Rosales, L.A., Pacheco Bautista, D., and Feregrino-Uribe, C. (2021). Hybrid Pipeline Hardware Architecture Based on Error Detection and Correction for AES. Sensors, 21.","DOI":"10.3390\/s21165655"},{"key":"ref_22","doi-asserted-by":"crossref","first-page":"135","DOI":"10.1561\/1000000005","article-title":"FPGA Architecture: Survey and Challenges","volume":"2","author":"Kuon","year":"2008","journal-title":"Found. Trends Electron. Des. Autom."},{"key":"ref_23","doi-asserted-by":"crossref","first-page":"750","DOI":"10.1016\/j.micpro.2012.06.007","article-title":"FPGA-based implementation alternatives for the inner loop of the Secure Hash Algorithm SHA-256","volume":"37","author":"Cumplido","year":"2013","journal-title":"Microprocess. Microsyst."},{"key":"ref_24","doi-asserted-by":"crossref","unstructured":"Manjikian, N. (May, January 30). A study of maximum frequency in FPGA chips using mesh and toroid circuit topologies. Proceedings of the 2017 IEEE 30th Canadian Conference on Electrical and Computer Engineering (CCECE), Windsor, ON, Canada.","DOI":"10.1109\/CCECE.2017.7946667"},{"key":"ref_25","first-page":"37","article-title":"FPGA implementation of the AES-128 algorithm in non-feedback modes of operation","volume":"83","author":"Guzman","year":"2016","journal-title":"Dyna"},{"key":"ref_26","doi-asserted-by":"crossref","first-page":"194","DOI":"10.1016\/j.compeleceng.2013.11.014","article-title":"A compact FPGA-based processor for the Secure Hash Algorithm SHA-256","volume":"40","author":"Cumplido","year":"2014","journal-title":"Comput. Electr. Eng."},{"key":"ref_27","doi-asserted-by":"crossref","unstructured":"Pal, S., and Mukherjee, A. (2021, January 27\u201329). A New Power-Gated Hybrid Defect Tolerant Approach Based on Modular Redundancy. Proceedings of the 2021 Asian Conference on Innovation in Technology (ASIANCON), Pune, India.","DOI":"10.1109\/ASIANCON51346.2021.9544937"},{"key":"ref_28","doi-asserted-by":"crossref","first-page":"012016","DOI":"10.1088\/1742-6596\/2035\/1\/012016","article-title":"Research on Hybrid Redundancy Voting Algorithm Based on Fuzzy Theory","volume":"2035","author":"Liu","year":"2021","journal-title":"J. Phys. Conf. Ser."}],"container-title":["Sensors"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/1424-8220\/22\/13\/5028\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,10]],"date-time":"2025-10-10T23:42:20Z","timestamp":1760139740000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/1424-8220\/22\/13\/5028"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,7,3]]},"references-count":28,"journal-issue":{"issue":"13","published-online":{"date-parts":[[2022,7]]}},"alternative-id":["s22135028"],"URL":"https:\/\/doi.org\/10.3390\/s22135028","relation":{},"ISSN":["1424-8220"],"issn-type":[{"value":"1424-8220","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,7,3]]}}}